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ABSTRACT
Dynamic Element Matching Techniques for Data Converters
by
Jerry Wayne Bruce, II
Dr. Peter Stubberud, Examination Committee Chair 
Associate Professor o f Electrical and Computer Engineering 
University o f Nevada Las Vegas
Analog to digital converter (ADC) circuit component errors create nonuniform 
quantization code widths and create harmonic distortion in an ADC's output. In this 
dissertation, two techniques for estimating an ADC’s output spectrum from the ADC’s 
transfer function are determined. These methods are compared to a symmetric power 
function and asymmetric power function approximations. Standard ADC performance 
metrics, such as SDR, SNDR, SNR, and SFDR, are also determined as a function o f the 
ADC’s transfer function approximations. New dynamic element matching (DEM) flash 
ADCs are developed. An analysis o f these DEM flash ADCs is developed and shows that 
these DEM algorithms improve an ADC’s performance. The analysis is also used to 
analyze several existing DEM ADC architectures.
Digital to analog converter (DAQ circuit component errors create nonuniform 
quantization code widths and create harmonic distortion in a DAC’s output. In this 
dissertation, an exact relationship between a DAC’s integral nonlinearity (IN L) and its
u i
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output spectrum is determined. Using this relationship, standard DAC performance 
metrics, such as SDR, SNDR, SNR, and SFDR, are calculated from the DAC’s transfer 
function. Furthermore, an iterative method is developed which determines an arbitrary 
DAC’s transfer function from observed output magnitude spectra. An analysis o f DEM 
techniques for DACs, including the determination o f several suitable metrics by which 
DEM techniques can be compared, is derived. The performance o f a given DEM technique 
is related to standard DAC performance metrics, such as SDR, SNDR, and SFDR. 
Conditions under which DEM techniques can guarantee zero average INL and render the 
distortion due to mismatched components as white noise are developed. Several DEM 
circuits proposed in the literature are shown to be equivalent and have hardware efficient 
implementations based on multistage interconnection networks. Example DEM circuit 
topologies and their hardware efficient VLSI implementations are also presented.
IV
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CHAPTER I 
INTRODUCTION
Analog to digital conversion and digital to analog conversion are essential operations 
in many digital systems, and many o f these digital systems require high performance data 
converters. For example, digital instrumentation applications, such as digital spectral 
analysis, require high speed, high accuracy analog to digital converters (ADCs) [13]. 
Wireless communication systems require an extremely low harmonic distortion, moderate 
resolution digital to analog converter (DAC) fo r direct digital synthesis [34].
Many ADC and DAC architectures rely on matched components to perform their tasks 
o f data conversion. In practice, perfectly matched components are impossible to fabricate, 
and mismatch errors, which are defined as the difference between the designed and actual 
component values, are inevitable. In VLSI circuits, static mismatch errors are caused by 
process variations such as mask misalignment, nonuniform oxide thickness, and 
nonuniform doping densities. Additional mismatch errors can be generated by temperature 
gradients across the circuit, component aging and component noise [40], [59]. In ADCs 
and DACs, mismatch errors cause nonuniform code widths which cause errors in the 
converter’s transfer function. As a result, the converter’s performance is diminished.
For data converters that use matched components, self-calibrating circuits, which are 
circuits that periodically adjust their output, can reduce the effects o f component mismatch 
errors. Self-calibrating circuits can conect both analog and digital circuit errors [52]. In
1
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analog error correction, an analog quantity, such as voltage, current, or capacitance, is 
dig ita lly controlled to obtain the required accuracy. In digital error correction, a digital 
signal is modified to correct an error resulting from analog inaccuracies. Although self- 
calibrating designs are effective, they can be significantly complex [6]. Another method 
used to reduce mismatched component errors is error cancellation which operates such 
that the unknown error enters the circuit twice w ith opposite polarities and is cancelled. An 
error cancellation technique must be designed specifically into a data converter's 
architecture, and therefore, it cannot be easily applied to existing data converter 
architectures [65].
For data converters that use matched resistors, several techniques, including special 
VLSI layout techniques, laser trimming, self-calibration, error cancellation and dynamic 
element matching, can reduce the effects o f component mismatch errors. Special VLSI 
layout techniques can reduce resistor mismatch errors caused by highly varying contact 
resistances by connecting resistors without leaving the resistor layer and avoiding current 
path contacts [78]. When special VLSI layout techniques and bulk CMOS processes 
cannot produce sufficiently matched resistors, special fabrication processes, such as those 
that use silicon chromium, nickel chromium, or tantalum nitride, can be used to fabricate 
more precisely matched resistors. However, these processes are expensive, and the 
fabricated resistors lack thermal stability and are susceptible to corrosion [30]. Laser 
trimming is another technique that can reduce the mismatch error in resistors. Resistor 
values can be changed by removing resistor material with a highly focused laser beam at 
the wafer stage. Although laser trimming the physical dimensions o f a resistor string after 
fabrication can reduce mismatch errors, the procedure is expensive [3]. Furthermore, in
Reproduced with permission o fthe copyright owner. Further reproduction prohibited without permission.
some circuits, trimming one component can negatively alter the behavior o f the remaining 
circuitry [65].
Another method that can reduce the effects o f component mismatch errors is dynamic 
element matching (DEM). DEM is a dynamic process that reduces the effects of 
component mismatches in electronic circuits by rearranging dynamically the 
interconnections o f mismatched components so that the time averages o f the equivalent 
components at each o f the component positions are equal or nearly equal [38]. By 
appropriately varying the mismatched components’ virtual positions, the effects of 
mismatched components can be reduced, eliminated, or frequency shifted.
DEM has been used to reduce the effects o f component mismatch errors in both ADCs 
and DACs. Currently, the only DEM ADC technique reported in the open literature is the 
stochastic barrel shifting flash ADC [13], [70]. The stochastic barrel shifting flash ADC 
has been shown to have perfect quantization levels on average. However, the distortion 
power resulting from ADC mismatch errors using this DEM technique is not known.
Several deterministic DEM techniques and stochastic DEM techniques have been 
developed for DACs. Deterministic DEM techniques, such as clocked level averaging 
[72], [73], data weighted averaging [6], and individual level averaging [16], [46], shape 
harmonic distortion caused by the mismatched components in certain frequency bands. 
Stochastic DEM techniques, such as stochastic level averaging, randomly permute DAC 
circuit elements each sample. As a result, stochastic DEM techniques generate noise from 
the mismatch errors and spreads this noise across the spectrum [15], [23].
DEM in ADCs and DACs has been implemented using several circuit topologies o f 
differing complexities, and to date, performance analyses o f these DEM techniques have
Reproduced with permission o fthe copyright owner. Further reproduction prohibited without permission.
been circuit topology specific and based prim arily on simulation results [10], [15], [71]. In 
this dissertation, a method o f analyzing DEM techniques quantitatively is developed, and 
the relationship between component mismatch errors and the signal to noise ratio (SNR), 
signal to distortion ratio (SDR), signal to noise plus distortion ratio (SNDR), and spurious 
free dynamic range (SFDR) is derived. The effects of a non ideal ADC’s transformation on 
its output are estimated by three methods. A generalized analysis o f the quantization 
threshold levels o f DEM flash ADCs, including determination o f several suitable metrics 
by which DEM techniques can be compared, is presented. The distortion power resulting 
from mismatched components for ADCs using DEM techniques is determined, and several 
DEM voltage division and current steering ADC architectures are analyzed. The 
relationship between a DAC’s INL and its output spectrum is determined. Furthermore, an 
iterative method is presented to determine a DAC’s transfer function from observed output 
magnitude spectrum. A generalized analysis o f DEM techniques for DACs is derived, 
including the determination o f several suitable metrics by which DEM techniques can be 
compared. The analysis relates the performance of a given DEM technique to standard 
DAC performance metrics, such as SDR, SNDR and SFDR. Several DEM circuits 
proposed in the literature are shown to be equivalent and have hardware efficient 
implementations based on well understood multistage interconnection networks. Finally, 
VLSI implementations o f several DAC DEM circuits are presented.
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CHAPTER 2 
BACKGROUND
Analog to digital converters (ADCs) and digital to analog converters (DACs) have 
been implemented using a number o f different architectures, including counter ramp, 
successive approximation, multistep, subranging, deita-sigma and flash [31], [59], [65]. 
Because flash converters convert signals quickly but grow exponentially in size as the 
number o f bits increases, applications that require flash converters are typically high speed 
and have short word lengths. Also, because flash converters convert signals quickly, they 
are used as components in many other converter architectures [7].
Flash ADCs and flash DACs rely on matched components to perform their conversion 
tasks. However, perfectly matched components are impossible to fabricate. Because o f 
variations in circuit fabrication processes, temperature gradients across the circuit, 
component aging, and component noise, circuit component values differ from their design 
values. As a result o f these variations, called mismatch errors, ADC and DAC code widths 
are functions o f their inputs and have degraded performance.
In this chapter, flash ADC architectures, flash DAC architectures, and sources o f 
component mismatch errors are reviewed. Data converter terminology and metrics which 
quantify the performance o f data converters are defined. Finally, a brief review o f data 
converter DEM algorithms is presented. Although much o f this chapter discusses flash
Reproduced with permission o fthe copyright owner. Further reproduction prohibited without permission.
converters, many o f the developments can be applied to other converter architectures that 
use flash converters.
2.1 Analog to digital conversion and flash ADCs
An ideal B bit ADC transforms an analog input signal, jc(r2 ), into a B bit digital 
signal, y [n ], where T is the ADC’s sampling period and n is an integer which indexes the 
sequence y . To convert signals, an ADC divides its input range into 2^ segments, and 
assigns an unique B b it digital code to each o f these segments. At each sample time, n T , 
the ADC converts the analog input signal into the digital code corresponding to the 
segment in which the analog input is located. Figure 2.1 shows an ideal three bit ADC 
transfer function.
Analog to digital conversion is often performed by a sample and hold amplifier (SHA) 
followed by an ADC. The SHA relaxes the timing requirements o f the ADC by sampling a 
continuous time signal and holding its value until the next sample instant. The ADC 
quantizes the SHA’s output and represents the quantity with the appropriate digital code.
I l l - -
110--
1 0 I--
01 1 - -
010- -
001- .
-2 0 2 4 6 8
analog input value, jc(nT)
Figure 2.1. Ideal three b it ADC transfer function.
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Figure 2.2 shows a system level illustration o f such an A/D conversion process where the 
SHA and ADC are controlled by an external clock that has a period o f T. The SHA 
samples the analog or continuous time input signal, xj^t), every T seconds and holds the 
amplitude constant for the length o f the sampling period. Thus, the SHA output signal, 
Xgif) , is a continuous staircase type signal, such that
-  x(nT) n T < t < i n + l ) T .
The ADC converts x^O) into the digital signal, X g [ n ] .
Figure 2.3 depicts a system model o f an ideal SHA where the analog input, , is 
multiplied by an impulse train, s(t) , where
^(0 -  %  5a i t - n T ) ,
rt»—«0
x{t).
T
Sample and hold Xoit) Analog to digital
amplifier (SHA) converter (ADC)
T
T T
Figure 2.2. System level illustration of analog to digital conversion.
xg[n]
Sample and hold amplifier
Figure 2.3. Sample and hold amplifier model.
Zero order hold
Kit)
s(f)
& a
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8and 5g(f) is a Dirac delta function. This operation produces another impulse train, % /r), 
where
X ^  x^inT)8^it-nT).
/I • —«0 n  • —«0
By processing the impulse train, x /r ) , with the linear time-invariant zero order hold 
system that has impulse response, , where
1 o < / < r
0 otherwise
(2.1)
the SHA’s output, x „(f), can be written as Xg(/) -  .
Figure 2.4 illustrates the operation o f the SHA in Figure 2.3. Figure 2.4(a) shows the 
sinusoidal SHA input, x^(r). I f  the sampling period, T, that is 32 times greater than the
I.OF
-i.Ot
0.4 0.6 0.80.2 1.0
l.OF
- 1.0
0.4 0.6 0.80.2 1.0
l.OF
- 1.0
0 0.4 0.80.2 1.0
Figure 2.4. Example illustrating SHA operation, (a) Analog input, x j j ) . (b) Sampled 
input, x / f ) . (c) SHA staircase signal output, xji t) .
Reproduced with permission ofthe copyright owner. Further reproduction prohibited without permission.
period o f the sine wave, then the SHA generates the signals, x/ j )  and xj^t) , shown in 
Figure 2.4(b) and Figure 2.4(c), respectively.
An ADC can be modeled as a series connection o f an analog to discrete-time 
continuous-amplitude (DTCA) converter, a quantizer and a digital encoder as shown in 
Figure 2.5. The analog to discrete-time continuous amplitude converter transforms the 
analog input signal, x(r) , into the DTCA signal. x^[n ], such that
.r jn ] -  x(nT) ,
where T is the ADC’s sampling period. The quantizer in Figure 2.5 transforms the DTCA 
signal, x^[n ], into the digital signal, x^[n], by truncating or rounding Jt^[n]’s amplitude 
to the appropriate digital code. The quantization transformation is nonlinear and can be 
written as
x^[n] ~ Q{x^[nJ} (2.2)
where Q represents the quantization transformation. The coder in Figure 2.5 transforms 
the digital signal, x^{n], into a digital code representation.
The flash ADC, also called the parallel ADC, converts an analog signal to a digital 
signal by comparing the analog signal to a set o f references. For example, a typical B bit 
flash ADC that converts an analog voltage signal contains approximately 2^ reference 
voltages and the same number o f voltage comparators. D igital encoder logic determines 
the ADC output from the comparison results. In particular. Figure 2.6 shows an example
quantizerA to DTCA 
converter digital encoder
Rgure 2.5. ADC block diagram.
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o f a commonly used three bit resistor string flash ADC architecture. This ADC’s resistor 
string generates seven reference voltages, V'q» i » • • •» » where
The / th comparator compares reference voltage, Vf, to the analog input voltage, x(nT). If  
Vi>x{nT) , then r,- is logical true else f,- is logical false. The comparators’ outputs form the 
signal T [n ], where
T [n ] -  •
REF
x{nT)
.2?■o
clock
Rgure 2.6. Three b it resistor string flash ADC.
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The encoder converts T [n ] into to a B bit digital code, such as natural binary, offset 
binary and twos complement or an application specific code.
2.1.1 Quantization error
In general, an ADC’s quantized output, x^[n\, differs from the true sample value, 
jc [r] . This difference, called quantization error, denoted e{h\ and can be written as
e[n]~ x^[n]-x [n]  .
I f  the quantizer input, jc[/i ] , is within range and quantization is performed with rounding, 
the quantization error is bounded by
-2 < c [n ]< 2  ,
where q is the step size, or code width, o f the quantizer. Although the range o f quantization 
error is known, the exact quantization error is typically unknown. However, quantization 
error can be modelled statistically using following assumptions:
• The distribution o f quantization errors is uniform over its range.
• The quantization error sequence, e [n ], is a sample sequence o f a stationary white 
random process.
• The quantization error sequence, e[n], is uncorrelated with the quantizer’s input 
sequence.
Although these assumptions are not always valid, these assumptions often lead to accurate 
predictions o f the statistics o f the quantization error [55], [56]. It has been shown that the 
statistical model does not accurately model quantization errors when the quantization code
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width is large or the quantizer’s input sequence is not sufficiently complex, e.g. periodic or 
constant [29], [77].
If  a quantizer performs truncation and the distribution o f quantization errors is 
assumed uniform, then the mean o f the quantization error
E M » ]} - 3 ,
and quantization error variance, a f , is
I f  a quantizer rounds to the nearest quantization level and the distribution of quantization 
errors is assumed uniform, then the quantization error is zero mean, i.e.
£ {e [n ]} - 0 ,  
and quantization error variance, a | , is
2.1.2 Dither
To improve the accuracy o f the quantization error’s statistical model for periodic 
deterministic inputs, a dither signal sequence can be added to the ADC’s input. A dither 
signal is a white noise signal that when added to a periodic deterministic input causes the 
quantization error to behave like white noise. Figure 2.7 shows an additive dither model.
The quantizer’s input signal, x^[n ], is the sum o f the discrete time input signal, jc [n ], 
and the discrete time dither signal, v [/t], that is, X j.[« ]*x [n ]+ v [n ]. The error, e [n ], due 
to quantization and dither is
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e[n] -  x ^ [n l-x [n l -  x ^ [n ]+ c [n l-j:[n l -  v [n ]+ c [n l. (2.3)
Therefore, the total error is the sum o f the quantization error and the dither noise. By 
selecting a dither signal, v [n ], which is uncorrelated from the discrete time input signal, 
jc [/i], the total quantization and dither error power, , can be expressed as
o 2 -o | + o 2 -c 2  + ^ ,
where is the variance o f the dither signal. To ensure that quantization error can be 
modelled as additive stationary white noise, an uncorrelated dither signal is added to the 
quantizer’s input. Therefore, the total quantization error is whitened at the expense of 
adding a small amount o f additional noise [27], [47].
Dither signals that have rectangular, triangular and Gaussian probability density 
functions (PDFs) can eliminate quantization distortion and render the total quantization 
and dither error in (2.3) equivalent to white noise [27], [47]. To accomplish this, a dither 
signal should have an amplitude large enough so tliat it whitens the total quantization and 
dither error, but not so large that excessive noise is added. Dither signals with amplitudes 
on the order o f a quantization step size are typically sufficient [27].
Detailed analyses o f dithered quantizers are provided in [27] and [47], and three 
commonly used dither signals are mentioned here for convenience. A rectangular PDF 
dither signal supported on [-q/2,q/2] has a zero mean and a variance given by
v[n]
Figure 2.7. Additive dither model.
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A triangular PDF dither signal supported on [ -q ^ ]  has a zero mean and a variance
A Gaussian PDF dither signal that has a root-mean-square (RMS) value o f q/2 has a 
variance
Quantization o f fu ll scale sinusoids using the rectangular, triangular and Gaussian dithers 
described above generate total quantization and dither error equivalent to white noise and 
add 3 dB, 4.8 dB and 6 dB, respectively, o f noise to the quantization error power.
2.2 Mismatched components in ADCs
Many ADC architectures use matched references, comparators and switches to 
perform their task o f signal conversion. ADC typically generate matched references, such 
as voltages or currents, using matched components such as resistors or transistors. 
Fabrication process lim itations, temperature gradients across the circuit, component aging, 
and component noise cause circuit component values to differ from their design values. 
These variations, called mismatch errors, cause inaccurate reference levels that degrade 
the ADC’s performance. This section briefly discusses some common sources o f mismatch 
errors in ADCs. A more thorough discussion o f mismatch component errors can be found 
in [59] and [70].
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2.2.1 Voltage division flash ADCs
A B bit voltage division ADC typically uses matched circuit elements to generate 2® 
reference voltages across the ADC’s input range. The ADC’s input voltage, x(jiT) , is 
compared with each reference voltage, fo r / t - 0 ,1, ...,2® -2 . A comparator’s output is 
logical zero if  the ADC’s input voltage is less than the comparator’s reference voltage, and 
is a logical one if  the ADC’s input voltage is greater than the comparator’s reference 
voltage. Digital logic encodes the comparators’ outputs, r^[n] for it -  0,1, ...,2 ® -2 , into a 
digital output signal, X g [ n \ .  For example, the three bit resistor voltage division ADC in 
Figure 2.6 uses eight resistors to generate seven references voltages, for it -  0 ,1 ,..., 6 . 
The ADC’s input voltage is compared w ith a ll seven reference voltages and digital logic 
generates the ADC’s three bit digital output.
When fabricated with integrated circuit technology, the ADC’s voltage divider 
resistors do not have identical resistance values. Integrated circuit resistors exhibit linear, 
nonlinear and random mismatch errors. Linear mismatch errors, such as linear gradient 
errors, are caused by linear variations in doping or resistor widths that occur one end o f the 
voltage divider network to the other. Also, linear mismatch errors are caused by linear 
thermal gradients across the circuit. Appropriate design and layout techniques can 
minimize linear gradient mismatch errors caused by process variations [7], [48]. One type 
o f nonlinear mismatch error in diffused resistors is caused by a voltage dependent 
depletion layer thickness. The depletion layer thickness under diffused resistors is voltage 
dependent causing diffused resistor resistance to be a function o f the square root o f the 
voltage divider voltage [40]. Random mismatches are caused by various random 
phenomenon, including uncertainties in geometry introduced in fabrication and
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processing, random variation in contact resistances, component aging, component noise 
and thermal noise. Random mismatches due to fabrication variations can be reduced by 
maximizing the dimensions o f the resistor [32], [78]. However, larger dimensions lead to 
higher parasitic capacitances between the substrate and the resistor and a larger chip area 
[59].
Voltages along a voltage division ADC’s reference ladder “ bow”  due to imperfect 
CMOS and bipolar comparators. Bipolar comparator input stages typically draw a small, 
constant base current from the voltage divider network, thereby lowering each resistor 
string tap voltage. Furthermore, base-emitter capacitances provide a high Aequency signal 
path between the ADC input voltage and the tap voltage. ADCs w ith a large number o f 
comparators have tap voltages which deviate significantly from their designed values [59]. 
CMOS comparators can also exhibit a conduction path between the tap voltages and the 
ADC input introducing bowing along the voltage divider. Furthermore, parasitic 
capacitances between the comparator’s “ sampling” capacitor and the substrate aggravate 
the voltage bowing problem [18].
Both bipolar and CMOS voltage comparators have nonzero input offset voltages due to 
geometry mismatch in identically drawn transistor pairs. Traditionally, laser trimming and 
fuse techniques have been used in bipolar comparators to cancel offsets [20]. However, 
these methods are not easily applied to CMOS circuits. The input offset voltages in CMOS 
comparators are typically several times larger than those o f bipolar comparators. Input 
offset voltages can be reduced or eliminated with circuits which periodically sense, store, 
and add the comparator’s offset to the input such that the offset is cancelled [4], [19], [60].
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2.2.2 Current mode flash AEKTs
A B b it current mode flash ADC typically uses matched components to generate 2^ 
reference currents. Figure 2.8 shows a three b it current mode flash ADC, where a circuit 
schematic o f an unit ADC cell is shown in Figure 2.9. In Figure 2.9, the ADC’s input 
current, x{nT), is compared with the reference current, k l ^ ,  and the comparators’ 
output, ticln], is
1, x(,nT)>kIf(^
t^[n]
[O, xjnT)
The schematic for a CMOS current comparator is shown in Figure 2.10 [53]. A 
comparator’s output is logical zero if  the ADC’s input current is less than the comparator’s 
reference current, and is logical one if  the ADC’s input current is greater than the
x{nT)
unit ADC 6 I
unit ADC 5 lI È ll
unit ADC 4 
unit ADC 3
unit ADC 2
unit ADC 1
unit ADC 0
Figure 2.8. A  B b it current steering flash ADC block diagram.
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comparator’s reference current. Digital logic encodes the comparators’ outputs, for 
t - 0 , 1, ...,2 ® -2 , into a digital output signal, Xg[n\.
Because, matched components are impossible to fabricated transistors do not have 
identical electrical properties. Matched transistors may exhibit linear gradient and random 
mismatch errors similar to matched resistors. Mismatches in bipolar current sources are
REF
REF
Figure 2.9, Current steering flash tth  unit ADC cell.
'O U T
Figure 2.10. CMOS current comparator.
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caused by current gain mismatch errors and emitter resistance mismatch errors. In small 
geometry bipolar devices, the emitter resistance is large and can vary considerably 
between devices. Although increasing the size o f bipolar transistors reduces device 
mismatches, large collector-substrate and collector-base capacitances are created. These 
large capacitances slow the ADC’s switching speed [59]. Similar to bipolar current 
sources, mismatches in CMOS current sources can be reduced by increasing the 
transistors’ widths and lengths. However, larger transistor widths increase drain-substrate 
and gate-drain capacitances which, in turn, slow the ADC’s operation. Large transistor 
lengths require higher gate-source voltages to obtain a given current. Short channel device 
mismatches do not respond to changes in device length. Source degeneration resistors can 
be used in MOS current sources, but require matched resistors comparable with the inverse 
o f the device’s transconductance [58].
The integrating nature o f the current comparator in Figure 2.10 minimizes the 
comparator’s input offiset [53]. However, careful circuit design and layout techniques must 
be used to minimize transistor geometry mismatch errors. Also, current comparator auto 
zeroing techniques comparable to those o f voltage comparators do not currently exist and 
are an open area o f research.
2.3 Digital to analog conversion and flash DACs
An ideal B b it DAC transforms a B b it digital signal, Jc[n], into an analog signal, 
y (r), such that y{nT) *  qx[n\ where q is a constant, T is the DAC’s sampling period and 
n is an integer that indexes the sequence x. Figure 2.11 shows an example o f an ideal
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unipolar three b it DAC transfer function. Unlike an ideal ADC, an ideal DAC is piece wise 
linear.
An DAC can be modeled by the system shown in Figure 2.12. The input to the DAC in 
Figure 2.12 is a sequence o f finite values, x [n ], e.g. quantized samples obtained from a 
ADC. In Figure 2.12, the "convert to impulses”  block transforms the digital input signal, 
x[n ], into a train o f Dirac delta functions, 5^(0, such that
XsiO -  Y x(nT)8^it-nT)
nm^ CO
The signal, x / t ) , is an analog function that is nonzero only at the sample times n T . The 
zero order hold maintains the value o f its input between samples instances. By processing
6q-~
8
§
/
/
/
+  «r
0 I I 4- I I I
§ — o  —• o  — o  —O mm O OO O O ^  —
digital input code, jc[n]
Figure 2.11. Ideal unipolar three b it DAC transfer function.
x[n\ convert to impulses
reconstruction
filte r
Zero order hold 
K it)
Rgure 2.12. DAC block diagram.
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the impulse train, x^(t) , with the linear time-invariant zero order hold system that has the 
impulse response in (2.1), the SHA’s output, Xg(t) , can be written as Xg(j)^Xgit)*h,gf,{t) . 
Because the zero order hold is a linear time-invariant system,
~ Z  x[n]h,^^it-nT)  .
n oo
It can be shown that the zero order hold in (2.1) has the frequency response, H .o^(jQ ), 
where
-  2sm (g ^ ^ _ yQ 7-/2 , (2.4)
The reconstruction filter, also called the interpolation filter, is a lowpass filte r providing 
frequency support below O -  n /T . The nonunity gain frequency response in (2.4) can be 
corrected digitally or in the reconstruction filter. For example, the ideal reconstruction 
filte r that compensates for the zero-order hold in (2.1 ) is
The system model in Figure 2.12 has been implemented using architectures which 
include the counter ramp, successive approximation, multistep, delta-sigma modulators 
and flash [31], [59], [65]. An ideal B b it flash, or parallel, DAC performs its conversion by 
encoding the input, x [/ i] , into a thermometer code, r [ / i] . Figure 2.13 shows an example B 
b it flash DAC. The 2^ thermometer coded bits control the 2^ unit DACs which have an 
output o f q when activated and an output o f zero when deactivated. The unit DAC outputs, 
yj i^jnT) for 1 </t<2® , arc summed to produce the DAC output, y(nT ).
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2.4 Mismatch component errors in DACs
Many DAC architectures use matched references, amplifiers and switches to perform 
signal conversion. DAC references are typically voltages or currents generated by matched 
components, such as resistors, transistors, and capacitors. Fabrication process variations, 
temperature gradients across the circuit, component aging, and component noise cause 
circuit component values to d iffer from their design values. These variations, or mismatch 
errors, cause inaccurate output levels such that the DAC’s output contains harmonic 
distortion. This section briefly introduces some common sources o f mismatch errors in 
DACs. A  more thorough discussion o f mismatch component errors can be found in [59] 
and [70].
2.4.1 Voltage division flash DACs
A B bit voltage division DAC typically uses 2® or more matched circuit elements to 
generate 2^ voltages. One o f these voltages is selected as the DAC’s analog output by the 
DAC’s digital input signal or some function o f the DAC’s digital input signal. Resistor 
string DACs and charge scaling DACs use resistors and capacitors, respectively, to 
perform voltage division and are the most common voltage division DACs [31], [59].
^  unit DAC
unit DACW
unit DAC
^  unit DAC
Figure 2.13. A  B bit flash DAC architecture.
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2.4.1.1 Resistor string flash DACs
A B b it resistor string flash DAC typically uses 2^ or more matched resistors to 
generate 2® equally spaced voltages, for it-0 ,1 ,...,2 ® -1 , where
n  -  ^ V 'ref-
Figure 2.14 shows a three bit resistor voltage division flash DAC architecture. In 
Figure 2.14(a), 2® switches connect the appropriate voltage to the DAC output, y (r). The 
switch control signals, for it- 0 ,l,...,2 ® - l, are generated by a fl:2® decoder (not
REF REF
2[«1
" i l l
*>(0
i4 i
[»”n
:R
fSl
R
V
V
et]
y <
y : .
y
e t
*X2[n
►>(0
(a) (b)
Figure 2.14. Three b it resistor string flash DAC architecture (a) requiring a decoder to 
generate switch control signals, (b) Three b it resistor string flash DAC architecture using 
tree structured switches providing inherent decoding.
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shown). As the DAC’s word length increases, the DAC’s output has a large parasitic 
capacitance, which lim its the DAC’s operating speed [31]. Figure 2.14(b) shows an 
alternative resistor string DAC architecture that arranges the switches into a binary tree 
structure. This architecture does not require a dedicated decoder and uses the DAC’s 
digital input bits, jc^[n], and their compliments, *x^[n ], for k ~ 0 ,1,...,2® -1, to control 
the switches. Furthermore, parasitic capacitances are reduced since the output is connected 
to at most B closed switches and 8 open switches. Thus, the DAC architecture in 
Figure 2.14(b) can operate at higher speeds.
The resistor string flash DAC architecture in Figure 2.14 requires resistor matching to 
within the resolution o f the DAC. This matching requirement is d ifficu lt to achieve for 
DAC’s larger than eight bits [59]. The resistor string flash DAC architecture in Figure 2.14 
cannot drive resistive loads without a buffer. I f  appreciable current is drawn from the 
voltage divider network, additional errors w ill be introduced due to the nonlinearity o f the 
DAC’s analog switches. Therefore, the output o f a voltage division DAC is usually 
buffered by an am plifier with high input impedance. However, amplifier nonlinearities are 
introduced directly into the DAC’s output [59].
The resistor string DAC architecture in Rgure 2.14 is susceptible to the same 
component matching errors, i.e. linear gradient errors due to variations in doping density 
or fabricated resistor widths, nonlinear errors in diffused resistors from nonuniform 
depletion layer thickness, random errors due to geometry uncertainties, random contact 
resistances, component noise, and component aging, as the ADC voltage divider networks 
in Section 2.2.1.
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2.4.1.2 Charge scaling flash DACs
Charge scaling flash DACs perform their task o f signal conversion by dividing a 
DAC’s reference voltage, using B, 2®, or more matched capacitors. Figure 2.15 
shows a three b it charge scaling DAC architecture. In itia lly, each capacitor is discharged 
by the “ reset”  switch. A fter the capacitors have been discharged, each capacitor is 
connected to either or ground. This causes the DAC output voltage, y (0 , to be a 
function of the voltage division between the capacitors. Figure 2.15(a) shows a charge 
scaling flash DAC architecture that uses 2® switches to connect the appropriate number o f 
equally sized capacitors to and the remaining capacitors to ground. The switch 
control signals, for t- 0 , l, . . . ,2 ® - l, are generated by a thermometer encoder (not
REF
: 1 .n tl n — ; 1 . t l  . i l
y(r)o .....t  " T
(a)
REF
I i
y (/)o -
-  rreset^
—rr
X 2 ln ]y
4C
x,[n ]
2C
t
Ï
i-
— r t  
- Î X -
(b)
Figure 2.15. Three b it charge scaling flash DAC architecture (a) with unary weighted 
capacitors and (b) binary weighted capacitors.
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shown). Figure 2.15(b) shows a charge scaling flash DAC architecture that uses B 
switches to coiuiect the appropriate combination o f binary weighted capacitors to 
thereby creating the DAC output voltage, y{t) . Unlike the DAC in Figure 2.15(a) that uses 
a thermometer encoder, the architecture in Figure 2.15(b) uses the DAC’s digital input 
bits, X jtn ], and their compliments, *x ^ [n l, for fc -  0 ,1, ...,2® -1, to control the switches.
Because the capacitor arrays in Figure 2.15 cannot supply current, both architectures 
in Figure 2.15 require buffers to drive loads [59]. Other limitations of the charge scaling 
DAC architectures are the large transient currents drawn from V^gp during switching [59] 
and the need for precisely matched capacitors [7]. Furthermore, parasitic capacitances at 
the buffer input lim it the resolution o f the charge scaling DAC architectures [7].
Mismatches between capacitors, capacitor voltage dependence, and top plate parasitic 
capacitances cause charge scaling DACs to be nonlinear. Capacitor geometry mismatch 
errors can be vary linearly across the array and randomly. Geometric mismatches are 
functions o f capacitor width, length and oxide thickness. Oxide thickness is a function o f 
the fabrication process and oxide thickness gradients can become significant for large 
capacitors. Therefore, increasing capacitor dimensions does not necessarily reduce 
mismatch error indefinitely. Minimum capacitor mismatch error is obtained by enlarging 
the capacitors to a size which is process specific [68]. Also, common centroid layout 
techniques can be used to improve the capacitor matching [51].
Capacitor voltage dependence originates from the variation o f the dielectric constant 
across capacitors and the depletion region thickness o f each capacitor plate [51]. 
Derivations o f the capacitor voltage dependence for binary and unary weighted capacitor 
arrays are given in [44] and [59], respectively.
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The top plate of the capacitor array has an appreciable parasitic capacitance to the 
substrate. This parasitic capacitance introduces a gain error over the fu ll scale range o f the 
DAC. While the gain error is easily ignored or corrected in stand-alone DACs, it creates 
differential nonlinearities in multistep ADCs or sigma-delta modulators [59].
2.4.2 Current steering flash DACs
A B bit current steering flash DAC typically uses matched circuit elements to create 
B, 2® or more reference currents. These reference currents are directed by analog 
switches and summed to create the DAC’s output. Figure 2.16 shows a three bit current 
steering DAC architecture. The DAC architecture in Figure 2.16(a) uses 2® switches to
y{t)
Î  ( 1 % 1 % 1 1 % 1 )  % 1 1 % ( > I  ' 1 A I 1
h ^ ^ y
/(p  /(p  /( |)  /Q )
(a)
Î
(b)
Figure 2.16. Three b it current steering flash DAC architecture (a) with unary weighted 
current sources and (b) binary weighted current sources.
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connect the identical current sources to the DAC output. These currents are summed 
creating the DAC output, y (f). The switch control signals, fo r it-0 ,l,...,2 ® - l, are 
generated by a thermometer encoder (not shown). Figure 2.16(b) shows a current steering 
flash DAC architecture that uses B switches to connect binary weighted reference currents 
to the DAC output. By selecting the appropriate combination o f currents, the DAC output 
current, >(/), is formed. Although the DAC architecture in Figure 2.16(a) requires a 
thermometer encoder, the architecture in Figure 2.16(b) uses the DAC’s digital input bits, 
x^[n] for A -0 ,1 ,...,2 ® -1 , to control the switches.
A major advantage o f the current steering DAC architecture in Figure 2.16 is their 
inherent high current drive and high speed [59]. However, these current steering DAC 
architecture creates “ glitches”  when the switches do not change states in unison. Since the 
current sources are in parallel, if  one source is switched o ff and another source switched 
on, a “ glitch”  occurs if  the timing is such that both sources are o ff or both sources are on at 
the same instant. This error is most significant at the DAC’s midscale when the largest 
number o f sources are switching [59].
Current steering flash DACs accuracy is limited by mismatch error between current 
sources [7]. DAC current replication exhibits the same matching errors, i.e. linear gradient 
errors, random errors due to geometry uncertainties, component aging and component 
noise, as the current mode ADCs in Section 2.2.2. Additional sources o f error in current 
steering DACs are finite output impedance o f the current sources and the DAC’s load 
resistor nonlinearity. As the DAC output varies over its fu ll scale range, different 
impedances are connected to the DAC output changing the load resistance and introducing 
nonlinearity. Furthermore, many current steering DACs convert the current output to a
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voltage by connecting the DAC’s output node to an integrated circuit resistor. Polysilicon 
resistors have a hyperbolic sine current-voltage characteristic which becomes more linear 
as the resistor length increases [48]. Integrated circuit diffusion resistors are nonlinear 
because their depletion region thickness is a function o f voltage [40].
2.5 Data converter metrics and terminology
Because of the diverse nature o f the data converter community, definitions and 
interpretations of many data converter specifications are not well standardized. Therefore, 
data converter metrics and terminology used in this dissertation are defined in this section.
2.5.1 Code
The code is the format and number system used to represent values digitally.
Popular linear codes include natural binary, binary coded decimal, offset binary, twos 
complement, gray, and thermometer codes. Complementary versions o f these codes are 
also commonly used. Other special purpose codes, such as companding codes and mu-law 
codes, are used In application specific converters, such as speech coding data converters. 
Table 2.1 shows examples o f a three b it natural binary, gray, and thermometer codes.
Typically, thermometer codes are used internally in many ADC and DAC 
architectures. The thermometer code is so named because its operation resembles a 
mercury thermometer. For example, consider Figure 2.6 when Vj_^>x{t)>V j. For this
case, the outputs o f the comparators tg , r ,  , t j  are logical ONEs, while the
outputs fy^2 » •••’ logical ZEROs. Therefore, as x{t) increases and
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Table 2.1. Correspondence among natural binary, gray, and thermometer codes.
Binary Gray Thermometer
Decimal X3 X2 X I G3 G2 G1 T7 T6 T5 T4 T3 T2 T l
0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 0 0 1 0 0 1 0 0 0 0 0 0 1
2 0 1 0 0 1 1 0 0 0 0 0 1 1
3 0 1 1 0 1 0 0 0 0 0 1 1 1
4 1 0 0 1 1 0 0 0 0 1 I 1 1
5 1 0 1 1 1 1 0 0 1 1 1 1 1
6 1 1 0 1 0 1 0 1 1 1 I 1 1
7 1 1 1 1 0 0 1 1 1 1 1 1 1
decreases, the comparators’ output thermometer code rises and falls, sim ilar to a mercury 
thermometer.
2.5.2 Full scale reference
An data converter’s fu ll scale reference is the constant, typically a voltage or current 
generated by an external source, which determines the converter’s maximum operating 
point.
2.5.3 Zero scale reference
An data converter’s zero scale reference is the constant, typically a voltage or current 
generated by an external source, which determines the converter’s minimum operating 
point.
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2.5.4 Full scale input
An ADC’s fu ll scale input is the maximum analog input which can be applied to the 
ADC without clipping.
For many ADCs, fu ll scale input is one quantization step size less than the ADC’s fu ll 
scale reference. In an ADC with natural binary digital output, a fu ll scale input generates a 
digital output o f all ones. Figure 2.17 shows the fu ll scale input for a three bit ideal ADC.
2.5.5 Full scale output
A DAC’s fu ll scale output is its maximum analog output.
For many DACs with a natural binary coded digital input, fu ll scale output occurs 
when the digital input is all ones. In many DACs, fu ll scale output is one quantization step 
size less than the the DAC’s fu ll scale reference. Rgure 2.18 shows the fu ll scale output 
for a three bit ideal DAC.
fu ll scale range
1
I
0
1"5)
y110--01 - -
100- -
01 - -
010- -
1
width001- -
-2 0 2 4 6
analog input value (volts)
Rgure 2.17. ADC transfer function terminology.
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2.5.6 Zero scale input
The zero scale input, or minimum scale input, o f an ADC is its minimum analog input 
which can be applied to the ADC without clipping.
Zero scale input is ideally ground for unipolar ADCs and negative fu ll scale input for 
bipolar ADCs. In an ADC w ith natural binary digital output, zero scale input generates a 
digital output o f all zeros. Figure 2.17 shows the zero scale input fo r a three bit ideal ADC.
2.5.7 Zero scale output
The zero scale output, or minimum scale output, of a DAC is its minimum analog 
output.
For a DAC with natural binary coded digital input, zero scale output occurs when the 
digital input is all zeros. Ideally, zero scale output is ground for unipolar DACs and 
negative fu ll scale for bipolar DACs. Figure 2.18 shows the zero scale output for a three bit 
ideal DAC.
8 -  -  
6 -  -
0
#
1
0
fu ll scale output'
/
# V
>  ^ code width &
S 4 --  i»
-  - i^ z e ro  scale output/L
fu ll scale 
range
8— © — © rr O —•
mm mm A  mm mm
o o ^  ^
digital input code
Figure 2.18. DAC transfer function terminology.
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2.5.8 Full scale range
The fu ll scale range, input range or span, o f an ADC is the difference between its fu ll 
scale and zero scale inputs.
The fu ll scale range, also called output range and span, o f a DAC is the difference 
between its fu ll scale and zero scale outputs.
Figure 2.17 shows the fu ll scale range for a three b it ideal ADC. Figure 2.18 shows the 
fu ll scale range for a three b it ideal DAC.
2.5.9 Resolution
Resolution is the number o f partitions into which the fu ll scale range is divided.
The resolution o f a B bit ADC or a B bit DAC is 2®. Resolution is sometimes 
reported as the base two logarithm of the number o f analog levels, that is the data 
converter’s word length. For example, a 10 bit ADC has a resolution o f 1024 levels or 10 
bits.
2.5.10 Code width
ADC code width, or quantization step size, is the change in the ADC’s analog input 
which causes a change in the ADC’s digital output.
DAC code width, or quantization step size, is the difference in the DAC’s analog 
output when the DAC’s digital input changes from one code to an adjacent code.
For an ideal B b it ADC, the code width is the ADC’s fu ll scale range divided by the 
number o f digital input codes, 2®. Figure 2.17 shows the code width for a three bit ideal 
ADC. A  DAC’s code width is the DAC’s fu ll scale range divided by the number o f digital
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input codes. For example, a 10 b it ADC with a zero scale input o f zero volts and a fu ll 
scale input o f four volts has a code width o f (4V-0V)/1024»3.9062m V. Figure 2.18 
shows the code width for a three b it ideal DAG.
2.5.11 Dynamic range
A data converter’s dynamic range is the ratio o f its fu ll scale range to its code width. 
An ideal B bit converter has dynamic range equal to 2^. Dynamic range is typically 
expressed in decibels (dB). For example, a 10 bit ADC with a zero scale input o f zero volts 
and a fu ll scale input o f four volts has a dynamic range o f (4V-0V)/3.9062m V -1024, or 
equivalently in decibels as 201og|ol024-60dB.
2.5.12 Quantization error
Quantization error in ADCs is defined as the difference between the ADC’s analog 
input value and the ADC’s ideal transfer point, where the ideal transfer point is defined as 
the midpoint o f the analog values represented by a particular digital output code.
In ADCs, the analog fu ll scale range is partitioned into 2^ discrete ranges for that are 
represented by the ADC’s 2^ digital output codes. Any analog value within a particular 
partition produces the same output code. Thus, the ADC analog input value which causes a 
particular digital output code is not known exactly. The difference between the ADC’s 
input value and the midpoint o f the analog values represented by the input’s digital code is 
the quantization error. An ADC with an infinite number of bits can represent its analog 
input value perfectly and has no quantization error. Figure 2.19 shows an ideal three bit 
ADC transfer function and the corresponding quantization error.
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2.5.13 ADC fu ll scale error
An ADC’s fu ll scale error, also called scale error or gain error, is the difference 
between the ideal fu ll scale input, i.e. one quantization step size less than the ADC’s fu ll 
scale reference, and the ADC’s actual analog input.
Many ADCs have fu ll scale error adjustment, so that fu ll scale error can be made zero. 
Full scale ADC error is caused by comparators offset errors, amplifier gain errors, and 
errors in ADC references [31], [59].
110--
101 - -
100- -
0 - -
010 - -
001- -
0 2 4 6 8
analog input value (volts)
LSB —
L S B --
h H -H
= -0.5
Hgure 2.19. The quantization error characteristic fo r an ideal three b it ADC.
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2.5.14 DAC fu ll scale error
A DAC’s fu ll scale error is the difference between the DAC’s ideal fu ll scale output 
value, i.e. one quantization step size less than the the DAC’s fu ll scale reference, and the 
DAC’s actual fu ll scale output.
Full scale DAC error is caused by am plifier gain error, nonideal switches, and errors in 
DAC references [31], [59].
2.5.15 ADC zero offset error
ADC zero offset error, zero scale error or zero code error, is the difference between the 
ADC’s ideal zero scale, i.e. ground for unipolar ADCs and negative fu ll scale input for 
bipolar ADCs, and the ADC’s actual zero scale input.
Many ADCs have zero offset error adjustment so that zero offset error can be made 
zero. ADC zero offset errors are usually caused by nonzero input offset voltage or input- 
offset currents in the ADC’s amplifiers or comparators [31], [59].
2.5.16 DAC zero offset error
DAC zero offset error is the difference between the DAC’s ideal zero scale output, i.e. 
ground for unipolar DACs and negative fu ll scale for bipolar DACs, and the DAC’s actual 
zero scale output.
DAC zero offset errors are usually caused by nonideal switches and nonzero input- 
offset voltages or input-offset currents in the DAC’s amplifiers. [31], [59]
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
37
2.5.17 Signal to noise ratio
A  converter’s signal to noise ratio (SNR) is defined as the ratio o f the converter’s 
output signal power to its output noise power.
A  converter’s SNR depends on the its resolution, i.e. higher resolution implies more 
quantization levels which reduces the quantization error and the quantization error power. 
For a single sinusoidal input, the output signal power is the root-mean-square (RMS) 
magnitude o f the fundamental and the noise is the RMS sum o f all non fundamental 
signals. The theoretical SNR for an ADC with full-scale sinusoidal input is given by 
SNR -  6.025+1.76 dB, where 5 is the number o f bits [55].
2.5.18 Effective number o f bits
A converter’s effective number of bits (ENOB) is defined as the apparent number o f 
bits that the converter possesses based on an observation o f the converter’s SNR.
For a single sinusoidal input, the SNR can be expressed in terms o f the number o f bits, 
5 . Rewriting in terms o f the number of bits, it is possible to get a measure o f performance 
expressed in terms of the ENOB, i.e. ENOB -  (SNR-1.76)/6.02 [31].
2.5.19 Linearity error
Linearity error is a measure o f the difference between an ideal transfer function and 
the converter’s actual transfer function.
ADC linearity error does not include quantization, zero offset, gain offset, or scale 
errors. DAC linearity error does not include zero offset, gain offset, or scale errors. A
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converter’s linearity can be measured against one o f two ideals, endpoint straight line fit 
and best fit straight line. Each ideal is a different perfectly linear transfer function.
2.5.20 Straight line transfer functions
An endpoint straight line fit compares the converter’s actual transfer function with an 
ideal transfer function determined by the converter’s zero and fu ll scale inputs. The 
endpoint straight line transfer function is the straight line between the midpoints of the 
converter’s zero scale and fu ll scale values.
The best fit straight line fit compares the actual converter transfer curve with an ideal 
transfer function found by minimizing a cost function, typically RMS error. Therefore, the 
best fit straight line transfer function represents straight line which ’’best”  approximates 
the converter’s transfer function. An endpoint straight line transfer function fo r a nonideal 
ADC is shown in Figure 2.20.
k  straight line
>  101
g. 100
i  010 /  DNLn,jjj+l
1=  001
0 2 4 6 8
analog input value (volts)
Figure 2.20. Nonlinearity metrics for ADCs.
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2.5.21 Integral nonlinearîty
A converter’s integral nonlinearity (INL), also called integral linearity error, is defined 
as the difference between the converter’s transfer function and the converter’s straight line 
transfer function.
INL is the single most important measure o f a converter’s linearity. Many data 
converter data sheets only report the maximum value o f the INL curve. Figure 2.20 shows 
the maximum INL o f a nonideal three bit ADC. Figure 2.21 shows the maximum INL o f a 
nonideal three bit DAC.
2.5.22 Differential nonlinearity
A converter’s differential nonlinearity (DNL), also called differential linearity error, is 
defined as the difference between the converter’s ideal code widths and the converter’s 
actual code widths.
6 -  -
= 4 --
/
/
max
/
I ‘ - . à
0 i — I— h -
DNLmax+lLSB
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^  ^  ^  mm mm m m  mm
digital input code
Figure 2.21. Nonlinearity metrics for DACs.
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Adjacent digital codes should be associated with analog values which differ by an 
ideal code width, i.e. fu ll scale range divided by the number o f codes. The difference 
between the converter’s actual code widths and the ideal code widths is DNL. Many data 
converter data sheets only report the maximum value of the DNL curve. Figure 2.20 shows 
the maximum DNL for a nonideal three bit A£)C. Figure 2.21 shows the maximum DNL 
for a nonideal three bit DAC.
2.5.23 Harmonic distortion
A converter’s harmonic distortion is the ratio of the power o f a second and higher 
harmonics in the converter’s output to the power of the fundamental of the converter’s 
sinusoidal input.
When an ideal converter’s input is a sinusoid, the output spectrum contains energy at 
the input’s fundamental frequency and possibly at DC. When a nonideal converter’s input 
is a sinusoid, spectral energy is also located at frequencies other than that found in the 
output o f a linear DAC. Harmonic distortion is another measure o f converter nonlinearity.
2.5.24 Spurious free dynamic range
When an ideal converter’s input is a sinusoid, the output spectrum contains energy at 
the input’s fundamental frequency and possibly at DC. When a nonideal converter’s input 
is a sinusoid, spectral energy is also located at frequencies other than that found in the 
output o f an ideal converter. The difference in amplitude between the largest of these 
spectral components, called spurs, and the amplitude o f the input’s fundamental is called 
spurious ffee dynamic range (SFDR).
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2.6 Principles of DEM in ADCs
Analog DEM algorithms were introduced in 1974 by Klaas Klaassen who used DEM 
to obtain a constant division ratio from a voltage divider consisting of a mismatched 
resistors [38]. Early DEM was performed using mechanical or analog switches [38], [72],
[73]. Klaassen’s algorithm improved reference voltage accuracy in measurement 
instruments. Today, the algorithm is called clocked averaging DEM. Clocked averaging 
DEM is so named because the resistors in a voltage divider network are cyclically shifted 
into each resistor position. Although early DEM algorithms were used to reduce the effects 
of resistor mismatch errors, DEM algorithms work equally well at reducing or eliminating 
mismatch errors other circuit elements, such as transistors and capacitors.
2.6.1 Analog DEM algorithms in ADCs
Many ADC architectures use comparators, switches, and matched references for signal 
conversion. Matched references in ADCs typically generate voltages or currents using 
matched components, such as resistors, capacitors or transistors. Current manufacturing 
processes cannot generate components that have identical electrical properties. 
Differences between identical circuit components, called mismatch errors, cause 
inaccurate quantization levels such that the ADC’s output, y[n ], is y[n]~x[n]+e[n],  
where x[n] is the ideal ADC output and e[n] is a sequence representing ADC conversion 
errors. The conversion error sequence, e[n], contains harmonic distortion that reduces an 
ADC’s SFDR, SDR, SNDR and ENOB.
An N element clocked averaging DEM network cyclically shifts each element in the 
network chain one position in the same direction every time interval, T  [13], [38], [70].
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After NT  cycles, each mismatched element w ill have occupied each o f the N  network 
positions. Rotating the mismatched elements creates a dynamic network where the time 
average of each element value is equal to the average of the mismatched components’ 
values.
To illustrate, consider the clocked averaging voltage divider in Figure 2.22(a). The 
voltage divider has N  resistor positions labeled by y« 1,2, ...,N  occupied by N resistors, 
R,, for / - l,2 ,...,iV . The reference voltage, Vref» in Figure 2.22 is fixed. Using 
electronic switches which are not shown in Figure 2.22, the voltage divider resistors are 
sequentially rotated from position to position. After one rotation, the resistor chain in 
Figure 2.22(a) w ill appear as illustrated in Figure 2.22(b). After NT cycles, each resistor 
w ill have occupied each of the N  branches of the chain.
REF
position 1 R, W, ,
REF
^\,N
REF
position 2
position j
position N N,N
(a) (b) (c)
Figure 2.22. Voltage divider demonstration o f clocked averaging DEM. (a) voltage 
divider network with N  elements, (b) voltage divider network after one shift and (c) 
virtual voltage divider network constructed with average resistance, "R.
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The voltage, Vy,, across the resistor in the yth resistor location when the resistor is 
occupying it is
Vj,i -
where /  is the current flowing through the resistors. After NT cycles, each resistor has 
occupied each of the N  resistor positions and the average voltage, Vy, at the /th  resistor 
position is
(2.5)
V »•- 1 /
Because the voltage divider’s reference voltage, Vref* and the values of the resistors are 
constant, (2.5) becomes
(2  6 )
I -1
where R is the average resistance of the mismatched resistors, i.e. R -  , R ,. On
average, the voltage divider in Figure 2.22(a) is equivalent to the virtual static voltage 
divider shown in Figure 2 .22(c) where each resistor has resistance R and 
V ,- V, - . . . » . Thus, on average, clocked averaging DEM creates a perfect virtual 
voltage divider from a voltage divider with mismatched resistors. Clocked averaging DEM 
performs a similar operation on other circuit elements, such as transistors and capacitors.
In practice, analog DEM algorithms, such as the clocked averaging algorithm, w ill not 
create perfect components because their switches w ill not be matched [38]. For example, 
FET switches exhibit a small amount o f resistance, , when they are conducting. Due to 
process variations, these resistances w ill vary from FET to FET resulting in switch
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mismatches. Other types o f switches manifest similar problems. Errors due to switch 
mismatches can be minimized with careful switch designs and the use o f dummy switches.
Another source of error that can be attributed to analog DEM results from imperfect 
averaging caused by imperfect clocks. Typically, the switches in an analog DEM network 
are controlled by digital control signals. I f  each resistor does not occupy each position for 
an equal length of time, the average resistance for each resistor position w ill not be equal. 
However, this error is largely avoidable, and resistor mismatch errors can be significantly 
reduced if  the digital control circuitry is carefully designed.
Voltage spikes, which occur whenever analog DEM networks are dynamically 
reconfigured, are another source o f error. However, voltage spikes are often reduced by 
parasitic capacitances or by explicit capacitors added by the circuit designer [38].
2.6.2 Digital DEM algorithms in ADCs
Analog DEM algorithms rearrange mismatched elements by using electronic or 
mechanical switches. Digital DEM algorithms rearrange mismatched elements by 
reordering the bits of the digital inputs to the mismatched elements. Digital DEM 
algorithms use signal processing algorithms and interconnection networks to virtually 
permute the mismatched components. To date, digital DEM algorithms in ADCs have 
been used in multibit oversampling ADCs, and only in the multibit oversampling ADC’s 
feedback path DACs [6 ], [15], [22], [34], [46]. When multibit DACs are used in multibit 
oversampling ADCs, the multibit oversampling ADCs have fewer stability problems and 
lower oversampling requirements when compared to single bit oversampling ADCs [28]. 
\^thout the digital DEM algorithms, feedback path DACs in multibit oversampling
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converters would not have the needed accuracy for oversampling converter architectures 
[15], [22].
2.7 Principles o f DEM in DACs
Many DAC architectures use switches and matched components to convert signals. In 
practice, perfectly matched components are not possible due to fabrication limitations, 
thermal gradients, component aging, and component noise. The difference between the 
actual component value and the ideal component value is called mismatch error. In DACs, 
mismatch errors cause conversion errors in the DAC’s analog output signal, y (r), such that 
y{.nT) -  qx[n]-¥e[n\ where e[n] is a sequence representing DAC conversion errors. 
This conversion error sequence, e[n], contains the DAC’s distortion that reduces the 
DAC’s SFDR, SDR, SNDR and ENOB. Thus, a DAC’s distortion can be reduced and its 
SFDR, SDR and SNDR increased by decreasing component mismatch errors in the DAC 
circuitry.
To demonstrate the principles of DEM in DACs, consider the B bit DEM DAC 
topology in Figure 2.23 [15]. This topology performs DEM by mapping a 8 bit input
unit DAC
i §x[n] unit DAC
ts
unit DAC
unit DAC
Figure 2.23. A  B bit dynamic element matching DAC architecture [15].
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signal, %[n], to 2^ single bit DACs through a 2^ line interconnection network. In this 
topology, a thermometer encoder converts the B bit binary coded signal, x [n ], into a 2® 
bit modified thermometer coded signal, r[n ]. Without the interconnection network, the 
modified thermometer coded signal, r [n ], activates jc[n] particular single bit DACs. 
Ideally, each deactivated single bit DAC generates an analog signal of amplitude zero, and 
each activated single bit DAC generates an analog signal o f amplitude q . The outputs of 
all the single bit DACs are summed to produce the DAC’s output, y(nT), where 
y(nT) -  qx{n\. In practice, mismatched unit DAC component values cause deterministic 
conversion errors that cause harmonic distortion and reduce the DAC’s SFDR, SDR, and 
SNDR. Using the interconnection network to randomize the mapping between the 
thermometer coded signal, /[n ], and the array of unit DACs, the positions o f mismatched 
unit DACs can be virtually altered. With a deterministic DEM interconnection network, 
the shuffled thermometer coded signal, g [/i], activates x [/i] single bit DACs chosen 
according to a deterministic algorithm. As a result of this virtual rearrangement of unit 
DACs, the mismatched components generate harmonic distortion in particular frequency 
bands. This distortion is reduced or removed in subsequent processing, typically lowpass 
filtering in A£ architectures. With a stochastic DEM interconnection network, the shuffled 
modified thermometer coded signal, g [n ], activates .r[n] single bit DACs chosen at 
random. As a result o f this virtual rearrangement o f unit DACs, the mismatched 
components generate noise instead o f harmonic distortion. Regardless o f the DEM 
algorithms, the mismatched errors, and the interconnection network, the DEM DAC’s 
SFDR, SDR and SNDR can be increased.
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Presently, the term “ dynamic element matching”  includes the concept o f element 
randomization as well as element shifting. While early DEM algorithms were designed to 
shift resistors, DEM algorithms can be used to reduce the mismatch error o f many 
different elements, including capacitors, transistors, and even complex structures, 
including current sources. Several DAC DEM algorithms have been proposed, including 
clocked level averaging [72], [73], individual level averaging [16], [46], data weighted 
averaging [6 ], and stochastic level averaging or stochastic DEM [15], [23].
2.7.1 Clocked level averaging DEM algorithm
Clocked level averaging rotates or flips the order o f matched components in a periodic 
fashion. Clocked level averaging in DACs is often implemented with barrel shift registers. 
In flash DEM ADC and DAC architectures, clocked level averaging causes harmonic 
distortion at beat frequencies which are a function o f the sampling frequency and the 
element rotation frequency [70] When a clocked level averaging DEM DAC is used in an 
multibit oversampling ADC, the correlation between the clocked level averaging and the 
averaging action inherent to the A£ modulator causes harmonic distortion [16]. It has been 
shown that clocked level averaging DEM improved the accuracy of a 12 bit DAC to less 
than 1/4 LSB. Furthermore, clocked level averaging also reduced the DAC’s sensitivity to 
process variations and component aging [72]. Similar results have been obtained in a 14 
bit clocked level averaging DEM DAC [73].
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2.7.2 Individual level averaging DEM algorithm
Individual level averaging DEM algorithm is essentially clocked level averaging 
performed on a per-level basis. Individual level averaging rotates or flips circuit elements 
in a periodic fashion, but a separate rotation state is maintained for each digital level. The 
advantage of the individual level averaging algorithm over the clock level averaging 
algorithm is that distortion is moved into higher frequency bands than clocked level 
averaging while preserving the noise shaping characteristics o f the modulator in AZ 
converters [16], [46],
2.7.3 Data weighted averaging DEM algorithm
The data weighted averaging DEM algorithm also rotates circuit elements, but does so 
at the maximum possible rate while insuring that each element is used the same number of 
times. The circuit elements are selected sequentially from the array starting with the next 
available unused element. The circuit components are used at the maximum possible rate, 
causing the mismatch errors to sum to zero more quickly. Simulations have shown that the 
distortion is shifted to higher frequencies than both clocked level averaging and individual 
level averaging algorithms. The data weighted averaging DEM algorithm preserved the 
noise shaping characteristics o f the modulator in AZ converters [6 ].
2.7.4 Stochastic level averaging DEM algorithms
While the deterministic DEM algorithms, such as clocked level averaging, individual 
level averaging and data weighted averaging, concentrates the harmonic distortion in 
higher frequency bands, stochastic level averaging spreads the mismatch error energy
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across the spectrum [15], [23]. Stochastic level averaging, or stochastic DEM, randomly 
permutes all unit DAC elements each sample, creating noise instead o f harmonic 
distortion.
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ANALOG TO DIGITAL CONVERTER TRANSFER FUNCTION 
ERRORS AND HARMONIC DISTORTION 
ADC errors reduce an ADC’s performance. Errors can be caused by timing 
uncertainties, called clock jitter, and circuit errors that create ADC transfer function errors. 
An ADC that has errors caused by clock jitte r can be modelled as an ADC that has 
nonuniform or random sampling. Using these models, it has been shown that clock jitte r 
creates noise in the ADC output [33], [69]. As a result, clock jitter errors are typically 
treated as additive white noise, much like quantization errors. The increase in the noise 
floor due to ADC clock jitter is proportional to the variance of the timing uncertainty [S], 
[74].
Unlike clock jitter errors that are effectively random, ADC transfer function errors are 
static and cause distortion in the ADC output. Furthermore, at slower clock speeds, ADC 
transfer function errors due to mismatched components are significantly larger than ADC 
clock jitte r errors [37]. Increasingly, bulk CMOS processes are used to fabricate ADCs; 
bulk CMOS processes create circuit components which have values that vary significantly 
from their design values [40], [51], [58], [68 ]. Many ADC architectures use switches and 
matched components to convert signals. Error between matched components cause the 
ADC to have nonuniform quantization step sizes which causes transfer function errors. As
50
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a result, mismatch errors cause distortion in the ADC’s output [15], [31], [59], [65]. This 
reduces an ADC’s performance.
Because an ADC’s transfer function is inherently nonlinear, analog to digital 
conversion creates harmonic distortion. Harmonic distortion resulting from the 
quantization operation can be effectively eliminated by adding a small random signal, 
called dither, to the ADC’s input [14], [26], [27], [77]; however, it does not eliminate 
harmonic distortion due to mismatched circuit components. Many techniques, including 
special layout techniques, laser trimming, self-calibration, error cancellation, and dynamic 
element matching, exist which reduce or relocate this harmonic distortion. To evaluate the 
performance of these techniques, a relationship between nonuniform quantization step 
size and the ADC output is developed. In particular, two methods are developed which 
determine the ADC’s output harmonic distortion from the ADC’s transfer function. Using 
this relationship, ADC performance metrics, such as signal to distortion ratio (SDR) and 
signal to noise plus distortion ratio (SNDR), can be calculated from an ADC’s transfer 
function.
3.1 Power function approximations o f an ADC’s transformation
To develop a relationship between an ADC’s transfer function and its frequency 
spectrum, let x(r) denote the ADC’s analog input and y[n] denote the nonideal ADC’s 
digital output. Thus, the ADC’s output can be written as
y [n ]«  H x(f)| (3.1)
r««r.
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where T is a transformation which maps a continuous function to a continuous function 
and represents the ADC’s operation, and is the ADC’s sampling period. Figure 3.1 
shows an example transformation for a nonideal three bit ADC.
Because the analog circuit elements used in many ADC architectures can be accurately 
modelled with power functions, the transformation T has been modelled using power 
functions [37]. For example, insulating materials around conductors retain past 
polarization due to the dielectric absorption. This memory characteristic which causes 
missing codes and nonlinearities has been modelled by a power function [25]. Figure 3.1 
shows a power curve function, , that models an ADC’s transfer function. Figure 3.2 
shows the difference between this power curve function and the nonideal ADC transfer 
function in Figure 3.1. This fluctuating transformation, the transformation in Figure 3.2,
111 - -
110- -
g 0 1 0 --  
0 0 1 --
000
- 1.0 0.2
analog input, jc(r)
- 0.6 - 0.2 0.6
Figure 3.1. An example three bit ADC transformation. The characteristic staircase ADC 
transfer function, T {x (r)}, and the smoothed transfer function modelled by a power 
function, T ^{x (r)}.
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can be modelled as additive noise and handled in the same manner as quantization errors
[74]. It has been shown that the power curve function model o f a nonideal ADC transfer 
function is accurate when the fluctuation transformation is relatively insignificant 
compared to the distortion due to the nonlinear power function [37].
3.1.1 Symmetric power function approximation
In [37], ADC transformations were modelled by the power functions
TA x(t)
x ( ry* ' '  x(t)>0
0  Jt(0 - 0  ,
-[- jc (f)]' + ' jc(r) < 0
(3.2)
f f l 1 .0 -  -
u
c
I
I
-0.5
K - 1.0
tT- 0.2 0.2 
analog input, x(t)
0.6- 1.0 - 0.6
Figure 3.2. The fluctuating portion o f the example three bit ADC transformation shown 
in Figure 3.1.
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where v is a constant that represents the amount o f nonlinearity in the transformation. To 
calculate the ADC’s harmonic distortion using the nonlinear transformation in (3.2), let the 
input be
jc(r) -  s inû f, (3.3)
which implies that the approximate ADC output, y (0 , is
XO -  Tg{sinD f}, (3.4)
where Q is the ADC’s input frequency in radians/sec. The ADC’s harmonic distortion can 
be estimated using a Fourier series expansion of the power function’s response to the ADC 
input. The ^th Fourier series coefficient, F(k) , of y(t) is given by
r /2
F ( * ) - H  I  T„{smQr>c^“ 'd f, (3.5)
- r /2
where T -  iTt/Cl is the period o f the ADC’s sinusoidal input.
To calculate the Fourier series coefficients in (3.5), note that
T ts in^
and
Ttcos^
where P(z,w) is the Beta function, which is written
fKz,w) -  f ‘ r : - ‘ ( l - 0 “' " ‘ * ,  Jo
for Re{z}>0 and Re{w>>0 [1]. Using (3.6) and (3.7),
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JtCi)
J—
Using (3.8), the Fourier series coefficients, Fijk) , in (3.5) can be written as
f (*) .
2 '- ( v + 2 ) p ( * ± § ± l , ! ^ )
which implies that
F (2 m )-0  m - 0 ,1 ,2 ,... (3.9)
and
F (2 m + D ------------------ L !Z 2 y -----------------  m - 0,1 ,2 ,...
2 i - ( 2 . - v ) p ( î i ± ^ i ± i , i i ^ ^ ]
(3.10)
Although exact Fourier series coefficients can be computed using (3.9) and (3.10), the 
nonlinearity parameter, v, is typically very small which implies that 2 ' + ' = 2  and 2 +v=2 . 
Substituting these approximation into (3.10),
since P(z,w) -  r(z)F(w)/r(w+z), where F(z) - |q  F~^e~‘dt which is the gamma function 
[1]. Similarly
F d )  t '- ' (3.12)
4 P (3 .H )
since P(3+v/2,v/2)*2/v for small v. Also, it can be shown that the higher odd 
coefficients are insignificantly small when compared to F(1 ) and F(3) [37].
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3.1.2 Asymmetric power function approximation
Often, a nonideal ADC’s transfer function is asymmetric about midscale, and the ADC 
model in (3.2) cannot adequately model the ADC’s nonlinearity [13], [37]. A 
transformation that can more accurately model the nonlinearity is asymmetric about 
midscale and is written
L  X /)
x (f) '+ '’+^x^(f) x(f) > 0
0 Jt(r)-0 . (3.13)
--[-\x(f)]'+v-Hjuc2(f) jt(r) < 0
where v is the nonlinearity parameter similar to the parameter in (3.2), and p. is a constant 
that represents the amount o f asymmetry in the transformation [37].
Using a derivation similar to the derivation in Section 3.1.1, the Fourier series 
coefficients o f the ADC output with the transformation given in (3.13) can be estimated. 
Because the nonlinearity parameter, v, is typically very small and (3.11) and (3.12) can be 
used to approximate the nonlinear ADC’s transfer function, the asymmetry parameter, p , 
affects only the zeroth and second Fourier coefficients. Therefore, the Fourier series 
coefficients of the ADC output with the transformation given in (3.13) is
F(0) -  p (3.14)
F ( l)  = y (3.15)
F(2) -  ^  (3.16)
F (3 )« « | (3.17)
F(m)~0  m -4 ,5 ,... (3.18)
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As expected, the asymmetric component o f the transformation in (3.13) affects DC and the 
second harmonic. The symmetric component o f the transformation in (3.13) mostly affects 
the third harmonic like the transformation in (3.2). These ADC output Fourier coefficients 
in (3.14)-(3.18) show that the asymmetric transformation model in (3.13) generates 
harmonic distortion mostly in the second and third harmonics. Higher order Fourier series 
coefficients are insignificant.
3.1.3 ADC performance criteria
Three criteria used to measure an ADC’s performance are SFDR, SDR, and SNDR. 
For the symmetric power function approximation of an ADC’s transfer function, an ADC’s 
SFDR can be approximated using (3.11) and (3.12), and for the asymmetric power 
function approximation o f an ADC’s transfer function, an ADC’s SFDR can be 
approximated using (3.15)-(3.18).
To calculate an ADC’s SDR and SNDR using the two power function approximations, 
the ADC’s output fundamental is assumed to be undistorted signal information. Because 
DC energy is typically not considered when computing ADC performance metrics [31], 
[59], [65], an ADC’s SDR can be approximated as the ratio o f the power of the undistorted 
signal information and the power o f the distortion due to nonuniform step sizes. For an 
ADC modelled by the symmetric power function in (3.2), an estimate of an ADC’s SDR is
where F (l) and F(3) are the fundamental and third harmonic Fourier series coefficients 
in (3.11) and (3.12). For an ADC modelled by the asymmetric power function in (3.13), an 
estimate of an ADC’s SDR is
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SDR _ |F (l)p   ____ ^ 2 ____ _ n  20)
|F(2)P+|F(3)P lyv/4j2+lM/2|2 v2 + 4^2'
where F ( l) , F(2), and F(3) are the fundamental, second, and third harmonic Fourier
series coefficients in (3.15)-(3.17).
To calculate an ADC’s SNDR, consider an ADC input, x(r) , which can be written as
x(t) ^  s(t) + w(t) (3.21)
where s(t) is the signal component o f the ADC’s input and w(t) is an independent zero
mean white noise component o f the ADC’s input. When applicable, this noise component,
w(r), o f the ADC input can represent the quantization error and the additive dither noise. If
quantization and dither error are modelled as additive white noise and the ADC can be
modelled by the symmetric power function in (3.2), the ADC’s SNDR can be estimated by
^
where F (l) and F(3) are the fundamental and third harmonic Fourier series coefficients 
in (3.11) and (3.12), and o^. is the power o f w(r). I f  the quantization and dither error are 
modelled as additive white noise and the ADC can be modelled by the asymmetric power 
function in (3.13), the ADC’s SNDR can be estimated by
where F ( l) , F(2), and F(3) are the fundamental, second, and third harmonic Fourier 
series coefficients in (3.15)-(3.17), and is the power o f w(/).
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3.2 Fourier series representation of an ADC’s transformations
To derive an exact relationship between an ADC’s transfer function and its output, 
consider a B bit ADC that can be represented by the transformation, T , such that
(3.24)
t^nT,
where x{t) is the ADC’s analog input, and y [/i] is the ADC’s digital output. Figure 3.3(a) 
shows a nonideal three bit ADC transfer function. Also, let the linear transformation, T /, 
represent an ideal infinite bit ADC transfer function, that is.
-T X x (r) q-^x(nT),
t*nT,
where x{t) is the ADC’s analog input, g is a constant that represents the ADC’s code 
width, and y/[n] is the linear transformation’s result. This linear transformation, T ,, 
represents the straight line transfer function for the ADC with code widths, q. 
Figure 3.3(b) shows the linear transformation o f an ADC that has uniform code widths q , 
where q-0.25.  I f  the nonlinear transformation, T^, represents an ADC with uniform 
code widths, then the output, y{nT^), of the perfect ADC can be written as
y[M] -  T jx ( r ) « T ia c (o |+ T J x (r)|
t m n T ,  V I  j  < i j
y iin ]-^y[n] (3.25)
t^nT,
where T^ is a nonlinear transformation that maps x(r) to the ADC’s quantization errors, 
y^[n] , caused by truncation or rounding. Figure 3.3(c) shows an example of a quantization 
error transformation for an ADC with uniform code widths q, where 9  «0.25. 
Figure 3.4(a) shows the corresponding ideal ADC transformation, , that is obtained by
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-i.o - 0.8 - 0.6 -0.4 020 0.4 0.6 0.8 1.0
analog input, jc(r) 
(a)
4
2
-2
■-L0 - 0.8 - 0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1.0
analog input, x(t) 
(b)
-1.0 -0.8 -0.6 -0.4 -0.2
analog input, x(t)
0.2 0.4 0.6 0.8 1.0
(C)
Figure 3.3. Three bit ADC transformations for q -  0.25. (a) Nonideal ADC 
transformation, T . (b) Linear transformation, T/. (c) Quantization transformation, T^.
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adding the curves in Figure 3.3(b) and Figure 3.3(c). Using (3.25) and defining a 
transformation, which is a nonlinear transformation that maps x(t) to the ADC’s 
conversion errors, y^[n], caused by nonuniform code widths, the output, y [n ], o f the 
nonideal ADC can be written
y[n\ -  H x(f)
r^nT,
yp[n]+yj[n].
H
1-^
-0.6 -0.4 -0.2
analog input, jc(r)
0.2- 1.0 - 0.8 0.4 0.6 0.8 1.0
(a)
-2r
-0.6 -0.4 -0.2
analog input, jc(f)
- 0.8 0.4 0.80.6 1.0
(b)
Rgure 3.4. Three bit ADC transformations for q -  0.25. (a) Ideal transformation, . 
(b) Distortion transformation, T^.
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Figure 3.4(b) shows a distortion error transformation for the ADC transformation shown in 
Figure3.3(a). The total ADC transformation, T , in Figure3.3(a), can be obtained by 
adding the curves in Figure 3.3(b), Figure 3.3(c), and Figure 3.4(b).
3.2.1 A continuous Fourier series representation o f an ADC’s transformations
An ADC’s output can be calculated by modelling an ADC as a continuous 
transformation followed by ideal sampling. Figure 3.5 shows a block diagram o f the 
ADC’s operation. To calculate the harmonic distortion o f an ADC with the nonlinear 
transformation in (3.1), let the ADC input, jc(r), be periodic with period T. The ADC’s 
harmonic distortion can be calculated using a Fourier series expansion of transformation 
of the ADC’s input. The kth Fourier series coefficient, F{k) , of T (x (r)} is
F(jfc) -  (3.26)
where the fundamental frequency, o f the ADC input is Q ^-27vT . Neglecting 
dynamic ADC errors, the ADC transformation is time invariant and can be represented by 
a finite duration function. Therefore, T{jc(f)} can be represented by a Fourier series 
expansion, that is
T {x (f)} -  2  (3.27)
/  m —CO
/ ( f ) .  T W ) }
y [n ].T {x (f)}|^ , nT,
Figure 3.5. Block diagram of ADC operation.
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where Wg -  2n/m(R),
Ml)  -  Tixye-j^^-^dx, (3.28)fn{K)JxeR
m(«) is the Lebesgue measure, the set R of points in the ADC’s full scale range is written 
R « {jc:jf2j<x<X25+FSR}, Zgj is the ADC’s zero scale input, and FSR is the ADC’s full 
scale range. Substituting (3.27) into (3.26) and rearranging terms,
oo
F(k) . ^ 2  (3.29)
/ «—CO ”
Defining
C ( / ,k ) - f  (3.30)
■'xe/t
the Fourier series coefficients in (3.29) are
£  >t(OC(/,*). (3.31)
I f  the ADC’s input is a sinusoid o f frequency , that is, x{t) -  sinfQ^r), (3.30) can be 
written
C(/, k) -  _ y^(o)gO, (3.32)
where J„(z) denotes the Bessel function of the first kind o f order n and argument z . 
Therefore, if  jt(f) « sin(Q „/), (3.31) becomes
.  oo
F(*) -  ^  T  A t/V t(0).0 . (3.33)
I m—CO
Using (3.31) or (3 J3), the Fourier series coefficients o f T{x(f)> can be determined. The 
spectrum o f T {x(r)} is
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FUO)~2n  Y  F ik )8 im -k Q „ ) ) .
ifc“ —«o
Assuming ideal sampling in Figure 3.5, the Fourier transform, Y(ej^ ) , o f y[n] is
1  Y (3.34)
'm—« ^  ^
The Fourier series coefficients o f an arbitrary ADC’s output given a sinusoidal input 
can be found using (3.33). Replacing T  in (3.27) with T^ and and inserting the result 
into (3.33) gives the Fourier series coefficients o f the ADC’s output due to quantization 
errors and mismatch error distortion, respectively.
3.2.2 A discrete approximation of an ADC’s transformations
Because a closed form expression o f (3.33) does not exist, an analytical expression for 
an ADC’s SDR, SNDR, and SFDR is not easily found. By using a discrete approximation 
o f the transformations T,, T^, T^, T^, and T , an estimate of the transformations’ effect 
can be determined.
The ADC’s quantization transformation, T^, maps an analog ADC input, x(r), to an 
analog output, y^(r). The ADC’s distortion transformation, T^, ideal transformation, T^, 
and transformation, T , map an analog ADC input, jc(r), to continuous time, discrete 
amplitude output signals. Each of the transformations, T,, T^, T^, T^, and T , can be 
sampled by i i  samples and maps t) input values to x] output values. Therefore, each o f the 
five sampled transformations Tf, T ,, T j,  Tp, and T can be represented by a sequence. 
For example, the ADC’s nonideal transformation, T , that maps ti analog ADC input 
values to q outputs taking on 2^ unique values can be represented by the sequence
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: 0 < k < q - lk  (3.35)
where X2S is the ADC’s zero scale input and Xp^ is the ADC’s fu ll scale input. To simplify 
the notation in (3.35), define the sequence, z [k ], as
which implies that (3.35) can be written
t - | t [ z [ i t ] ] : 0 < A : < q - l | .  (3.36)
Therefore, the sequences in (3.35) and (3.36) are equivalent to the nonideal ADC’s output 
response to the q equally spaced points between the ADC’s zero scale and full scale 
inputs. The transformations T /, T^, Tp, and Td can be described by similar sequences. In 
illustration. Figure 3.6 and Figure 3.7 show the sampled ADC transformations in 
Figure 3.3 and Figure 3.4, respectively, each sampled with 64 points.
Because T/, T^, T«/, Tp, and T are discrete models, the ADC’s analog input, x(f), 
must be sampled and quantized. The discrete time, quantized ADC input, x(nT) , is
^ («n  - |e , [ ) t ]W / in i :0 < it< q - l ,0 < n < ) V - l | ,  (3.37)
where 6 ,[^][x(nJ)] represents the quantization o f the sequence x(/tT) to the nearest point 
in z[k].
Because each of the sampled transformations, T/, T^, T«f, and T , can be represented 
by a finite length sequence, they can be represented by a linear combination o f a complete 
set o f mutually orthogonal sequences. Therefore, the sampled transformation, f , which
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- 1.0 -0.4 -0.2- 0.8 - 0.6 0.2
analog input, x(r)
0.4 0.6 0.8 1.0
(a)
-0.6 -0.4 -0.2- 1.0 - 0.8 0.2
analog input, x(t)
0.4 0.6 0.8 1.0
(b)
- 0.2 0 0.2 
analog input, x(t) 
(c)
Figure 3.6. Sampled three bit ADC transformations brom Figure 3.3. (a) Sampled 
nonideal ADC transformation, f . (b) Sampled linear transformation, t / . (c) Sampled 
quantization transformation, Tg.
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maps the sampled and quantized ADC input, x{nT) , to the approximate nonideal ADC 
output, y [« ], can be written as
-  t[x (n7^ “  n ^  
/-o
(3.38)
where
t-o
H
- 0.8 -0.6 -0.4 -0.2 0.2
analog input, jc( 0
0.4 0.80.6 1.0
(a)
H
- 0.8 -0.6 -0.4 -0.2 0.2
analog input, xii)
0.4 0.6 0.8 1.0
(b)
Figure 3.7. Sampled diree b it ADC transformations hrom Figure 3.4. (a) Sampled ideal 
ADC transformation, Tp (b Sampled distortion transformation, fd
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I f  the signal J^nT) in (3.38) is a finite length sequence o f length N ,  then each o f the 
mutually orthogonal sequences, gvZTt/Knn/n, for 0 < /< 3 / - 1, is a fin ite length sequence 
o f length N, and can be expressed as the linear combination o f a complete set o f mutually 
orthogonal sequences. Similarly, if  the signal j^nT) in (3.38) is periodic with period N, 
then each o f the mutually orthogonal sequences, gyZK/Kmn/n for 0 < I< A / - 1 , is periodic 
with period N, and can be expressed as the linear combination o f a complete set o f 
mutually orthogonal periodic sequences that have a period N . Therefore, if  x(riT) is a 
finite length sequence o f length Af or a periodic sequence with period N ,
(3.39)
for 0 < /< A /-1, where
N n»0
Substituting (3.39) into (3.38),
K<i] -  T [i(n D ] -  i  £  <1/ £  C fc /"r\N
/ ■ O  n « 0
/ “ On"0
or
&-0
where
(3.40)
ÿ[n ] -  T[jc(nD] -  “  £  . (3.41)
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r \ - \
I '
/-O
(3.42)
By defining the column vector, Y , such that is the tth  element o f V , the Fourier 
coefficients in (3.42) can also be calculated using
Y - C A (3.43)
where is the element in the A: th row and / th column in the matrix C , and n, is the / th 
element in the column vector A . The matrix C in (3.43) can also be calculated by
D F S ^ i D P s J y f - ] (3.44)
where D F S ^{z [t]} generates a column vector containing the N  point discrete Fourier 
series (DFS) coefficients o f the sequence z [/t]. Likewise, the matrix A  in (3.43) can be 
calculated by
A -  [D F S „{f [j(* j:0 < tS T i-1 }] (3.45)
where DFS^{T[z[kU} generates a column vector containing the T) point DFS 
coefficients o f t [ 2[jt j] for 0 < A: < i) -1 .
Using (3.43)-(3.4S), the DFS coefficient o f the nonideal ADC’s output estimate is 
determined using the transformation estimate, f , and samples o f the ADC’s analog input. 
Replacing f  with t ,  in (3.45), yields
(3.46)
and
y , . c a . (3.47)
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where is the column vector o f the ADC quantization error estimate's DFS coefficients.
Replacing f  with tp  in (3.45),
A , -  [o F S .,{tp [j[*J :0 < * S ll- l} ]  . (3.48)
and
Yp-CAp (3.49)
where Yp is the colunui vector o f ADC output estimate's DFS coefficients. Likewise, 
replacing t  by fd  in (3.45), yields
Arf -  [D F S ^{trf[2 [itj|:0 < ^< T l-l> ] . (3.50)
and
Y d -C X j  (3.51)
where Y j  is the column vector o f the ADC output distortion error estimate’s DFS 
coefficients.
3.2.3 ADC performance criteria
Three criteria that are used to measure an ADC’s performance are SFDR, SDR, and 
SNDR. An ADC’s SFDR can be estimated using (3.43). To estimate an ADC’s SDR, 
consider the ADC's estimated average output information signal plus quantization error 
power, , where
P „ ..-^ (V ,4 .Y ,) " (Y ,+ Y ,)
-  p (A ,+ A ,)"C "C (A ,+ A ,) (3.52)
-  iA / 'c " c ,A + 2 R e {A » c "c ,A }+ A « c "c .^
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and the superscript H  denotes the complex conjugate transpose. Since T/ is a linear 
transformation, the ADC’s estimated average output information signal power, Py^  can be 
written as
fy , -  ;^A ,''C « C A , .  ^ < r^ X « X . (3J3)
where X is a column vector o f the DFS coefficients of x{nT) . An estimate of the ADC’s 
signal to quantization plus noise ratio (SQNR) is
SQ N R ----------------------------------------------------------------------------------. (3.54)
^ 2 W « W + A "C C A ,+ ^ r‘R e|s"C A ^+^»S "W +W "C A ^|
To calculate an ADC’s SDR, consider an estimate, Py^, o f the ADC’s output distortion 
error power where
fy , -  -  ^ A /C " C A ,. (3.55)
Using (3.53) and (3.55), the ADC’s SDR estimate is
S D R . g 2 ) . _ l _ A X _ .  (3.56)
a J c " c a j
To estimate an ADC’s SNDR, consider the sampled ADC input sequence, x{nT) , 
written as
i(nT ) -  sinT) + w{nT) (3.57)
where j(nT) is the ADC’s input signal and w(nT) is the sequence representing the ADC’s 
input noise. Because T/ is a linear transformation, the ADC’s estimated output, y [n ], in 
(3.41 ) can be written as
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ÿ(«T) * t|î(n r)+ w (n r) | 
-T,|5(nn+w(n7o|+T^|j(n70+w(nr)|+trf|5(nr)+w(nr)|
_Tjs(»7l|+Tjw(n7lj+T,|j(n71+w(n7lj+f,jj(M r)+w^
and the Fourier series coefficients in (3.43) can be written as
Y - r ‘S + 9 ~'W + Y^ + Y^, (3.58)
where S and W are vectors that contain the DFS coefficients of s(nT) and w(nT), 
respectively, and Y^ and Y^ are the Fourier series coefficients o f the estimated ADC 
quantization error and distortion due to mismatch errors, respectively. To estimate an 
ADC’s SNDR, consider the ADC’s average signal plus noise plus distortion power 
estimate, Py, where
^ - p V « v
-  p f'S "S + jl(f2W ''W + A ÿC C A .,+ A ^ C C A ,) 
+j^Re|«-'S«CA,+«-2S»W+ï-'W«CA,+ï-'S"CA.,+9-'W«CA^+A«CCAi
1 Hwhere the first term, S, is the ADC’s average output signal power, and the
remaining terms are the ADC’s average noise plus distortion power. Therefore, the ADC’s 
estimated SNDR is
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SN D R ------------------------------------- a fs fs ------------------------------------- (3.60)
r^W «W +AÎCCA.,+A»CCA,+jlRe|A»CCAj|
+j^4r'Re|s»CA,+r'S ''W +W ''CA,+S«CAj+W ''CAj
3.3 Example
Consider a three b it bipolar ADC that has the ideal and nonideal quantization decision 
levels in Table 3.1. Figure 3.3(a) and Figure 3.4(a) show the ADC’s ideal transformation, 
T/ and nonideal transformation, T , respectively. Table 3.1 contains the seven values 
describing the transformations. For this particular example, the ADC’s input sequence is a 
fu ll scale dithered sinusoid that has a frequency o f 157it/1024 radians/sample. The dither 
sequence is a strictly white sequence with a triangular probability distribution function 
with support on (-9 ,^ ). The ADC’s ideal transformation, T ^, quantization error 
transformation, T^, distortion transformation, T^, and nonideal transformation, T , are 
sampled with 512 points to create the sampled ideal transformation, Tp , quantization error 
transformation, T^, distortion transformation, Td, and nonideal transformation, T , 
respectively.
The ADC input estimate, x^nT) , was created by quantizing the dithered sinusoidal 
input sequence to nine bits, and (3.49) is used to calculate the ideal ADC’s power spectral 
density (PSD) which is shown in Figure 3.8. Figure 3.9 shows the simulated nonideal 
ADC’s output PSD. The nonideal ADC’s SFDR and SDR obtained through simulation are 
38.5 dB and 16.8 dB, respectively. To calculate the ADC’s SNDR, assume that the ADC’s 
input, x(jt), has the form, s(r)+w (r), where s(r) is the unquantized sinusoidal input
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Table 3.1. Example's ideal and nonideal ADC quantization decision levels.
Ideal quantization decision levels Nonideal quantization decision levels
-0.75 -0.7379
-0.50 -0.4598
-0.25 -0.1656
0 0
0.25 0.1656
0.50 0.4598
0.75 0.7379
-20 r
-40
-50
4tt/5rr/5 3)1/5
frequency (rad/sample)
Figure 3.8. Power spectral density plot o f the linear part o f the Example’s nonlinear 
ADC output, the ADC’s input is a fu ll scale dithered sinewave that has a frequency of 
157)1/1024 rad/sample.
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without dither and w(t) is the signal that includes quantization error and dither noise. The 
simulated nonideal ADC’s SNDR is 9.9 dB.
The power functions in (3.2) and (3.13) can be used to approximate the nonideal ADC 
transfer function in Figure 3.1. Minimizing the mean square error over the entire ADC 
transfer function in Figure 3.1, the nonlinearity parameter and asymmetry parameter are 
found to be v - -0.1454 and p.*G , respectively. Using (3.20) and (3.23), the nonideal 
ADC’s SDR and SNDR are estimated to be 12.7 dB and 8 .6  dB, respectively.
The spectrum, Y^, o f the ADC’s quantization error estimate, f^{3c(/i70}, can be 
calculated by (3.47). Figure 3.10 shows the PSD of the ADC’s quantization error obtained
- l O r
_40L
-60
2jt/5
frequency (rad/sample)
3n/5
Rgure 3.9. Power spectral density plot o f the Example’s nonlinear ADC output, the 
ADC’s input is a fu ll scale dithered sinewave that has a frequency o f 157tt/1024 rad/ 
sample.
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from (3.47). The spectrum, Y^.. o f the ADC’s distortion estimate, T d i^ n T ) } , can be 
calculated by (3.51). Hgure3.11 shows the PSD o f the simulated ADC’s distortion 
obtained from (3.51). Using (3.56), the ADC’s SDR is 16.8 dB. To calculate the ADC’s 
SNDR, assume that the ADC’s input estimate, x{nT) , has the form, s{nT) + \v{nT) , where 
s{nT) is the unquantized sinusoidal input estimate without dither and MnT) is the signal 
that includes estimate o f quantization error and dither noise. Then using (3.60), the ADC’s 
SNDR estimate is 10.0 dB.
A summary o f the Example’s results are found in Table 3.2. The power function 
approximation o f the ADC’s transfer function provides only a rough estimate of the ADC’s
-40
-50
-60 ~^H i5 
frequency (rad/sample)
TtlS
Figure 3.10. Power spectral density plot o f the quantization error part o f the Example’s 
nonlinear ADC output, the ADC’s input is a fu ll scale dithered sinewave that has a 
frequency o f 157n/1024 rad/sample.
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Table 3.2. Summary o f Example’s results.
Method o f estimation SDR SNDR
Power function approximation (3.20) and (3.23) 12.7 dB 8.6 dB
Fourier analysis (3.56) and (3.60) 16.8 dB 10.0 dB
Simulation results 16.8 dB 9.9 dB
SDR and SNDR. The power function approximation represents only the most general 
trends o f the ADC’s transfer function, while modelling quantization as additive white 
noise. In this example, the nonlinearity parameter is significant and the assumption leading 
to (3.11) and (3.12) introduces additional error. The estimation o f the ADC’s output
-20 r
-40
-50
-60 3ÎC/5tc/5
frequency (rad/sample)
Figure 3.11. Power spectral densiQr plot o f the harmonic distortion part o f the 
Example’s nonlinear ADC output, the ADC’s input is a fu ll scale dithered sinewave that 
has a frequency o f 157ti/ 1024 rad/sample.
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spectrum, SDR, and SNDR with (3.43), (3.56), and (3.60), respectively, provides more 
accurate results but requires significantly more computations. Reducing the number o f 
transfer function samples reduces the computational burden at the expense o f accuracy.
3.4 Summary
In this chapter, an ADC’s transfer function is approximated by a power function and 
related to the ADC performance criteria SDR and SNDR. In particular, determining the 
nonlinearity and asymmetry parameters in (3.13) for a given ADC allows the SDR and 
SNDR to be calculated w ith (3.20) and (3.23), respectively. Also, a Fourier analysis 
technique was developed that estimates its output frequency spectrum from the ADC’s 
transfer function. In particular, (3.42) and (3.43) calculate an ADC’s output frequency 
spectrum given an ADC’s transfer function and a particular input signal. Using an estimate 
o f the ADC’s quantization transformation and distortion transformation, (3.47) and (3.51) 
can also be used to calculate an ADC’s harmonic distortion. The results from (3.42) and 
(3.43) can also be used to determine an ADC’s SFDR. Also for a given transfer function 
and a particular input signal, an ADC’s SDR and SNDR can be calculated using (3.56) and 
(3.60).
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CHAPTER 4
DYNAMIC ELEMENT MATCHING TECHNIQUES FOR 
ANALOG TO DIGITAL CONVERTERS 
Many analog to digital converter (ADC) architectures use matched references, 
comparators, and switches for signal conversion. ADCs typically generate matched 
references using matched components such as resistors, capacitors, or transistors. 
Manufacturing processes cannot generate components which have identical electrical 
properties. The component value deviations, called mismatch errors, create inaccurate 
ADC references and quantization levels such that the ADC’s output sequence, y [n ], can 
be written as y[n] -  x [n ]+ c[n ], where x[n\ is the ideal ADC output sequence and e[n] is 
a sequence representing ADC conversion errors. This conversion error sequence, e[n], 
contains harmonic distortion that reduces an ADC’s SFDR, SDR, SNDR and ENOB.
Some ADC designs reduce component mismatches by using special fabrication 
processes or by laser trimming components; however, component mismatches cannot be 
completely eliminated. Other techniques, such as digital error correction algorithms [42], 
[63] and self calibration techniques [67], can also reduce the effects o f component 
mismatches. D igital error correction modifies the ADC’s digital output so that the analog 
inaccuracies are corrected. Self calibration techniques reduce mismatch errors by 
periodically inspecting the ADC’s references and adjusting them to the required accuracy.
79
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Another technique, called dynamic element matching (DEM), can reduce the effects o f 
components mismatches by varying the components’ interconnections [13], [70].
DEM algorithms dynamically rearrange the interconnections o f mismatched 
components so that the time averages o f the equivalent components at each o f the 
component positions are nearly equal. I f  the mismatched components’ virtual positions are 
appropriately varied, the harmonic distortion caused by the mismatched components can 
be reduced, frequency shifted or eliminated. As a result, DEM algorithms can increase an 
ADC’s SFDR, SDR, SNDR and ENOB.
Deterministic DEM algorithms rearrange the mismatched components according to a 
deterministic algorithm which in practice is periodic with a relatively small period. ADCs 
that use deterministic DEM algorithms have quantization interval errors that vary 
deterministically. Therefore, the ADC input signal is deterministically related to the 
nonuniform quantization intervals and this deterministic relationship causes distortion at 
particular frequencies in the ADC’s output. As a result, the mismatched components create 
distortion in particular frequency bands that are determined by the ADC’s input. In some 
applications, this distortion can be reduced or removed by subsequent processing, e.g. 
lowpass filtering in oversampling data converter architectures. Thus, the DEM ADC’s 
SFDR, SDR and SNDR can be increased [6], [46].
Stochastic DEM algorithms rearrange the mismatched components according to a 
stochastic algorithm or an algorithm which is periodic with a very large period. ADCs that 
use stochastic DEM algorithms have quantization intervals errors that vary stochastically. 
Therefore, if  the stochastic algorithm is uncorrelated w ith the ADC’s input signal, the 
ADC’s input signal is uncoirelated with the nonuniform quantization intervals that cause
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distortion in the ADC’s output. As a result, the mismatched components cause the ADC 
conversion error sequence, e[n], to be an uncorrelated, random signal rather than 
distortion correlated with the ADC’s input. In some applications, this random signal, or 
noise, can be reduced or removed by subsequent processing, e.g. lowpass filtering in 
oversampling data converter architectures. Thus, the DEM ADC’s SFDR, SDR and SNDR 
can be increased [IS ].
D igital DEM algorithms have been used in m ultibit oversampling ADC feedback path 
DACs to correct the DAC’s nonuniform quantization intervals [6 ], [15], [22], [34], [46]. 
\^fithout these digital DEM algorithms, m ultibit DACs in m ultibit oversampling ADC 
feedback paths do not have the needed accuracy. The only analog DEM algorithm reported 
in the open literature is the stochastic barrel shifting flash resistor string ADC [13], [70]. 
The architectures introduced in [13] and [70] produce uniform quantization intervals on 
average. Simulations o f the stochastic barrel shifting analog DEM algorithm show no 
detectable harmonic distortion in the ADC output.
In this chapter, the effects of DEM on ADC code widths are analyzed. The DEM 
algorithm’s effect on the ADC’s SDR, SNDR, SNR and SFDR are determined. Finally, the 
effects that DEM algorithms have on two flash ADC architectures, resistor string ADCs 
and current steering ADCs, are analyzed. C ircuit implementations o f these two flash ADC 
architectures are presented.
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4.1 Principles o f DEM in ADCs
In Chapter 3, an ideal ADC's transformation was represented by the sum o f a linear 
transformation and a nonlinear transformation representing quantization. Specifically, an 
ideal ADC’s output, yp[n], is
y pin] -  TpixinT)} -  Ji{x(,nT)}+J^{xinT)} -  y /[n ]+ y ,[n ]
where Tp is an ideal ADC transformation, is a linear transformation mapping the ADC 
input, x(nT), to the linear portion o f the ADC’s output signal, y ;[n ], and is a nonlinear
transformation mapping the ADC input, x(nT), to the quantization errors, y ,[n ]. The 
ADC’s quantization error sequence, y^[n ], can contain harmonic distortion which reduces 
the ADC’s SFDR, SDR and SNDR [26]. However, adding an appropriate analog dither 
signal to the ADC’s input signal before sampling can make the quantization error appear 
as noise in the ADC’s output spectrum [27].
The transformation o f an ADC containing mismatched circuit components can also be 
represented by a nonlinear transformation. This nonlinear transformation can be written as 
the sum the transformation representing an ideal ADC and a nonlinear transformation 
representing the distortion due to mismatched components. Specifically, the ADC’s 
output, y [n ], can be written as
y[n ] -  T {x (n r)} -  Tp{x^nT)}+Tj{x{nT)} -  y p [/i]+ y jn ],
where is a nonlinear transformation mapping the ADC’s input, jc(nr), to the 
conversion errors, y^[n ], caused by mismatch errors. The nonlinear conversion error, 
y^[n ], due to nonuniform quantization step sizes contains harmonic distortion that 
reduces the ADC’s SFDR, SDR and SNDR. Thus, an ADC’s harmonic distortion can be
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reduced and the ADC’s SFDR, SDR and SNDR increased by decreasing component 
mismatch errors in the ADC circuitry.
Figure 4.1 shows a B bit DEM flash ADC topology which performs DEM by mapping 
2® or more reference sources to 2® comparators through an interconnection network. The 
reference quantities are combined to generate the 2^ decision levels which are compared 
to the ADC’s analog input, x(,nT), by the 2® comparators. The comparator outputs,
’ represent a 2® b it scrambled thermometer coded signal, i.e. a 
2^ b it thermometer coded signal with a nonstandard, possibly random, bit ordering. The 
comparator outputs are summed to form the ADC’s digital output, y [/i]. In practice, the 
summing operation in Figure 4.1 is performed by digital logic which also generates the 
ADC’s appropriate digital output code.
Without the interconnection network, the / th decision level is determined by particular 
references and a particular comparator. With perfectly matched references, the ADC’s 
code widths are a constant, q , and the reference level applied to the / th comparator is Iq .
xinT)-----
reference source
reference source
reference source
reference source
reference source
y [« l
Figure 4.1. A B  b it dynamic element matching flash ADC architecture.
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The outputs o f a ll the comparators are summed to produce the ADC’s output, y [n ], where 
> [n ]-Q {jc(n T )} and is the quantization operation. In practice, mismatch errors 
create reference source errors and comparator errors. Both o f these errors cause 
nonuniform code widths. The nonideal ADC transfer function caused by nonuniform code 
widths causes deterministic conversion errors and harmonic distortion in the ADC’s output 
spectrum. Therefore the ADC’s SFDR, SDR, and SNDR are reduced.
)^ th  the interconnection network, the /th  decision level is determined by references 
and a comparator based on intercoimection network’s topology and the interconnection 
network’s control signal, c [n ]. Therefore, the positions o f mismatched components are 
virtually altered. I f  the intercoimection network’s control signal is uncorrelated with the 
ADC’s input signal, the ADC’s input signal is uncorrelated with the nonuniform 
quantization intervals which cause distortion in the ADC’s output. As a result, the 
mismatched components cause the ADC conversion error sequence, e[n], to be an 
uncorrelated, random signal rather than distortion correlated with the ADC’s input.
Because DEM algorithms dynamically rearrange components, deterministic DEM 
ADCs can be classified as nonlinear time varying systems, and stochastic DEM ADCs can 
be classified as nonlinear random systems. For a DEM ADC that uses a DEM algorithm 
that is controlled deterministically, the erroneous decision levels are applied to the 
comparators according a deterministic, typically periodic, algorithm. As a result o f the 
virtual rearrangement o f reference sources and comparators, the mismatched components 
generate distortion in particular frequency bands. I f  the frequency bands are known a 
priori or can be controlled, the distortion can be reduced or removed in subsequent 
processing, e.g. lowpass filtering in delta-sigma architectures. For a DEM ADC that uses a
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DEM algorithm that is controlled stochastically, the erroneous decision levels are applied 
to the comparators randomly. As a result o f this virtual rearrangement o f reference sources 
and comparators, the mismatched components generate distortion across the spectrum and 
not in particular frequency bands. Regardless o f the DEM algorithm, the mismatched 
component errors and the interconnection network, the DEM ADC's SFDR, SDR and 
SNDR can be increased.
4.2 An analysis o f DEM ADCs
Two DEM algorithms for ADCs were introduced in [13], [70]. These two techniques, 
both o f which are based on barrel shifting mismatched components, perform the task of 
data conversion without introducing harmonic distortion in the ADC’s output. No metrics 
exist by which these and other DEM algorithms for ADCs can be compared. In this 
secuon, a DEM ADC architecture is analyzed and criteria are developed for comparing 
this architecture’s performance when various DEM algorithms are applied to it.
4.2.1 Performance criteria for DEM ADCs
If  the interconnection network’s control signal, c [n ], is stochastic, the transformation 
that maps the unit references and the comparators to quantization levels is stochastic. This 
implies that the distortion transformation, T^, and thus, the ADC transformation, T , are 
stochastic transformations. Similarly, i f  c[n\ is deterministic, the transformation that maps 
the unit references and the comparators to the quantization levels is deterministic. This 
implies that T^, and thus T , are deterministic transformations. As a result, stochastic 
DEM ADC performance criteria are calculated using probabilistic means and variances.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
86
and deterministic DEM ADC performance criteria are calculated using arithmetic means 
and variances. In this section, the ADC’s mean quantization reference values, the ADC’s 
mean INL, the ADC’s SDR, and the ADC’s SNDR are determined for a stochastic DEM 
ADC. These performance criteria can also be applied to deterministic DEM ADCs by 
replacing the probabilistic means and variances with arithmetic means and variances, 
respectively.
4.2.1.1 Expected quantization decision levels
One performance criterion that can be used to evaluate DEM ADCs is the expected 
value o f the ADC’s quantization decision levels. A DEM ADC with quantization decision 
levels which are perfect on average exhibits less harmonic distortion than the same ADC 
without DEM [13]. To determine the DEM ADC’s average quantization decision levels, 
define the ADC’s Ath quantization decision level, , at time nT as
L ^ [/i] -  tA  + T g [*,c [n ]]M  + T ^ [t,c [n ]]R  (4.1)
where A is the average code width, M sjpop.,... It,* is the / th comparator’s input
offset, R=|j’o '’ i is the /th  unit reference’s deviation from the unit
references’ mean value, is the number o f ADC unit references, T c [t,c [n ]] is the 
transformation which determines which comparator is used for the /^ th quantization level 
for control signal, c\n\, and T|^[i^ ,c[n]] represents the selection o f unit references to 
create the kth quantization level reference level for control signal, c [n ]. As w ill be shown 
in subsequent sections, the physical interpretation and value o f in (4.1) varies 
depending on the converter’s implementation. Regardless o f the DEM ADC’s 
implementation, the expected value o f the ADC’s j^ th quantization level reference level is
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£{Lfe|it> -  itA + e | t J |ife|M+ f j r i  |it|R . (4.2)
To calculate the mean o f the DEM ADC reference levels for a deterministic ADC, replace 
the probabilistic means in (4.2) with arithmetic averages.
The output, > [n ], o f the DEM ADC can be expressed in terms o f the quantization 
decision levels in (4.1) and is given by
y [ n j -  M fjt(/ir)-L J n ]j 
k ~ 0
where u(t) is the Heaviside unit step function defined as
“ « -  i ;  ',T o
4.2.1.2 Expected output and INL
Another performance criterion for DEM ADCs is the expected DEM ADC output 
conditioned on the input value. As shown in Section 3.2, an ADC’s output can be written 
as the sum o f three transformations
y [« l -  T,[x(n7’)l+ T ^ [x (n D l+ T j[jc (n r)l -  y /[« l+ y ,[n l+ y< /[n l (4.3)
where T, represents a linear transformation, is the quantization transformation, is 
the ADC’s distortion transformation due to mismatched circuit components, y;[n ] is the 
ADC’s output due to the transformation, T^, y^[n] is the ADC’s output due to the 
transformation, T^, and y^[n] is the ADC’s output due to the transformation, T^. The 
output o f an ADC can also be written as the sum o f a linear transformation and a 
transformation, T q ^ , which represents the ADC’s IN L, that is
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y t't]-T ;W « 7 0 1 + T ip ,J jc (n D l. (4.4)
To calculate the mean o f a stochastic DEM ADC’s output, the expectation operator 
conditioned on the input signal, x{nT) , is applied to the ADC’s output in (4.3), that is,
E[y[n]\xinT)] -  Ti[xinT)]+T^[x(nT)]+E[T^\x(nT)]. (4.5)
The first term, T ,[x (n r)], in (4.5) represents the linear part o f the ADC’s output and the 
remaining two terms in (4.5) are the stochastic DEM ADC’s expected INL for a particular 
input x(nT) , that is
“  T^[xinT)]+E[T^\xinT)]. (4.6)
Because the two terms, T /(jc (n r)]+ T ^[x (/ir)]. in (4.5) represent the transformation, T^, 
o f a perfect or ideal ADC, (4.5) can also be written as
E[y[n]\xinD] -  Jp[xinT)]+E[T^\x(nT)]. (4.7)
To calculate the mean ADC output conditioned on x(nT) and mean o f the ADC INL 
for a deterministic ADC, replace the probabilistic means in (4.5), (4.6) and (4.7) with 
arithmetic averages.
4.2.1.3 Signal to distortion ratio and signal to noise plus distortion ratio
Two other criteria that can be used to evaluate an ADC’s performance are signal to 
distortion ratio (SDR) and signal to noise plus distortion ratio (SNDR). The SDR o f an 
ADC is the ratio o f the power o f the signal portion o f the ADC’s output to the power o f the 
distortion in the ADC’s output. The SNDR o f an ADC is the ratio o f the power o f the 
signal portion o f the ADC’s output to the power o f the noise and the distortion in the
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ADC’s output. Because y[n ] is a real stochastic stationary signal, the ADC’s average 
signal plus distortion power, Py, is
Py -  E^yHn]^ -  (4.8)
Using (4 J ) and (4.8), the ADC’s average signal plus distortion power is
P, -  £ |T ?+T 2+E |T 3 |A :U 2T ,T , + 2 T ,£ |T ^ |4 rl+ 2 T ^ lT j|jtU . (4.9)
Rearranging the terms in (4.9),
P y - E \ T jW E \ j } W 2 E \ j , ^ ^ ^ ^ (4.10)
In (4.10), the first term, £ {1 7 }, is the average power, P/, o f the output o f a linear 
transformation, £{T2}+2£{T/T^> represents the average power, P^, o f the ADC’s 
quantization error signal and the remaining terms represent the average power, P^, o f the 
ADC’s conversion error, or distortion, signal.
Typically, the signal portion, T {[x(n7)], o f an ADC’s digital output is defined as an 
infinite precision representation o f the ADC’s analog input. The power o f the ADC 
output’s signal component is the power o f the ADC output due to the linear 
transformation, i.e. P^-P ^. Therefore, the ADC’s SDR is
S D R - ^ - ----------------— --------------, (4.11)
Pd 21
2 £ T , £ T J x  + £ T >
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and the ADC’s SNDR is
90
SNDR
n*d
£  T | + £  T | +2£ T,T, U  2£  T f  T , x + T ^  T ,
(4.12)
Because T, is a linear transformation, (4.11) can be written
SDR
/?-2£{jc2}
2£  T,£ T ,
(4.13)
and (4.12) can be written
SNDR
e \ TJ + £  T3 +2£ T,T, + 2£  T,£ T ,x U j ^ l T ,
(4.14)
where q is the quantization step size o f the ideal ADC transformation .
To calculate the SDR and the SNDR for a deterministic ADC, replace the probabilistic 
means in (4.11 ) and (4.12) with arithmetic averages.
4.2.1.4 Performance criteria in the presence o f dither
In some applications, an independent, zero mean analog dither signal is added to the 
ADC’s input so that the quantization error appears as white noise instead o f harmonic 
distortion. The addition o f dither is done in the same spirit as DEM. Dither added to the 
ADC input effectively changes a ll o f the ideal quantization decision levels by that dither
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value. Since the quantization reference values change each sample interval and are 
uncorrelated to each other, the quantization error is rendered as noise instead o f harmonic 
distortion. Therefore, adding a dither signal to the ADC input has an effect sim ilar to 
applying DEM to an infinite “ collection”  o f mismatched components.
When an additive dither signal is used, the ADC’s input can be written 
xinT)~s(nT)+w(nT) where s(nT) is the information signal and w(nT) is the dither 
signal. To match the DC power o f the ADC’s input and output, the ADC’s input can be 
normalized, i.e. jc(nT)6 [ - l , l ] .  Therefore, the ADC output, y /[n l, due to the linear 
transformation is
y |[n ]-T ,[jc (« r)l -  T ,[s(n r) + w (n r)] -  q~^sinT)+q-^winT), (4.15)
where q is the ADC’s average quantization step size. Using (4.15), the power, P /, o f y,(n] 
is given by
P, -  E{Tf[x{nT)]}  -  q-^E{sHnT)}+q-^E{wHnT)}+2q-^E{sinT)winT)}. (4.16)
Because, the additive dither signal, w (n7), is independent and zero mean, (4.16) can be 
written
P, -  q-^EisHnm-^-q-^EiwHnT)} (4.17)
The term, q~^E{s\nT)}, in (4.17) represents the power, P^, o f the ADC output’s 
information signal component and the term, q~^E{w\nT)}, in (4.17) represents the 
power o f the ADC output’s dither signal component. Therefore, the ADC’s SDR is
^  q-^E\sHnT)[
SDR -  ^   -------------- i------1------ . (4.18)
Pd
E \n> +2E -
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Assuming that the quantization transformation, , implements rounding and the ADC’s 
input, xOiT), satisfies the conditions in Section 2.1.1, the power o f the quantization 
transformation is ^V l2  [26], [55] and the ADC’s SNDR is
S N D R -t: ^
Pn*d
qr^E\sHnT)\ (4.19)
l+ ? - 2£ |» .2( n r ) j+ £ jT j|+ 2£ |T ,T ,|+
To calculate the SDR and SNDR for a deterministic ADC in the presence o f dither, 
replace the probabilistic means in (4.18) and (4.19) with arithmetic averages, respectively.
4.2.2 SFDR of stochastic DEM ADCs
Another criterion that can be used to evaluate a DEM ADC’s performance is SFDR. 
Nonideal deterministic ADCs generate periodic distortion in the ADC’s output, and this 
periodic distortion appears as spurs in the frequency spectrum o f the ADC’s output. Unlike 
nonideal deterministic ADCs, nonideal stochastic DEM ADCs do not generate periodic 
distortion in the ADC’s output, but instead generate stochastic distortion in the ADC’s 
output. This stochastic distortion appears as noise in the ADC output’s frequency 
spectrum. I f  an appropriate dither has been added to the information signal, the 
quantization error appears as noise and not harmonic distortion in the ADC output’s 
frequency spectrum [27]. I f  the stochastic DEM ADC’s quantization error and the 
distortion due to mismatched components appear as white noise, the stochastic DEM 
ADC’s SFDR can be estimated using its SNDR.
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To show that an ADC’s SFDR can be estimated by its PSD noise floor, consider the 
stochastic DEM ADC’s output autocorrelation, where
4>yy[",^ ] -  f |£ |y h ly * [n + ^ ] ||.  (4.20)
Since the ADC’s output is real,
4»yy[»,^ ] -  (4.21)
Substituting (4.3) into (4.21), the ADC’s output autocorrelation can be written as
4»yy[M,t] -  £ |(y p [n ]+ £ {y J /i]» (y p [/i+ A :l + E{y^[n + k l } ) |  (4.22)
where yp[n] represents the output o f a perfect ADC and yjin\ represents the part o f the 
ADC output due to mismatched components. Assuming that the ADC input signal and the 
DEM algorithm control signal are stationary random processes, (4.22) can be written as
^yy[n-k] -  ^pp[n-k] + 2 E ^yp [n ]y j[n -k ]^+ ^ j j [n -k ]  (4.23)
where
^pp[n-k] -  £|yp[n ]y p [/i-^ l|,
which is the autocorrelation o f the output o f a perfect ADC and
ydln\y^ifi-k] [ ,
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
94
which is the autocorrelation o f the distortion signal due to mismatched components. I f  the 
DEM algorithm has no memory and is controlled by an independent, zero mean, white 
stochastic signal, and y^ are uncorrelated, £ {y ^ [n l} -  0 , and (4.23) can be written as
^yy [n -k ]~ ^pp [n -k ] + a j5 [n -k ]  (4.24)
where 5[Ar] is the Kroneker delta and o^ is the variance o f the ADC’s output distortion. I f  
an analog dither signal is added to the ADC’s input such that the quantization error signal 
is white noise, the autocorrelation o f the output o f a perfect ADC can be written as
(4.25)
where is the power o f the quantization error, is the power o f the dither signal, q is 
the quantization step size o f the perfect ADC and
^ss^n-k] -  E |s (n r)s ((n -k )7 )|,
which is the autocorrelation o f the information signal component o f the ADC’s input. 
When quantization is performed by rounding, the quantization signal power is 
[26], [55]. When the dither signal is a zero mean signal with a Gaussian PDF with RMS 
value equal to half o f a LSB, the dither power is When the dither signal is a
zero mean signal with a rectangular PDF which has a width equal to an LSB, the dither 
power is a l^q^A 2 .  When the dither signal is a zero mean signal with a triangular PDF 
that has a width equal to two LSBs, the dither power is .  gZ/g [27].
The results in (4.24) and (4.25) show that the autocorrelation o f a stochastic ADC is 
that o f a linear ADC plus an independent zero mean white noise. Therefore, if  the ADC’s 
input has an additive dither which whitens quantization errors, the DEM algorithm is
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controlled by an independent zero mean white stochastic signal and the DEM algorithm 
has no memory, the SFDR o f a stochastic DEM ADC can be estimated using the SNDR in 
(4.19).
4.2.3 Comparison o f four DEM flash ADCs
Consider a six b it ADC that has a fu ll scale dithered sinusoidal input w ith a frequency 
o f 12517C/8192 radians/sample, unit references which have linear gradient errors that vary 
linearly from +5% to -5% of the LSB and ideal comparators. The dither sequence is a 
strictly white sequence with a triangular probability distribution function supported on 
(-q^q) . Figure 4.2 shows the power spectral density (PSD) of the simulated ADC’s output
m
n!5 2tU5 3iU5 4ic/5
frequency (radians/sample)
Figure 4.2. Power spectral density o f the output o f a six bit ideal ADC.
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where the ADC has uniform quantization steps o f size q. The PSD was obtained by 
averaging 40 periodograms each corresponding to 2^  ^ samples o f the dithered sinusoid 
input sequence. Figure 4.3 shows the PSD o f the nonideal ADC’s output. This PSD was 
also obtained by averaging 40 periodograms each corresponding to 2*'^  samples. In this 
example, four DEM algorithms are applied to this nonideal ADC. The first two DEM 
algorithms use a hardware efficient interconnection network, called a barrel shift network. 
The first barrel shift network is controlled by deterministic signal and the second is 
controlled by a white uniformly distributed stochastic signal. The last two DEM 
algorithms use a hardware efficient interconnection network, called a generalized cube 
network. The first generalized cube network is controlled by a white uniformly distributed
O i
I
I
I 
^  -60
" ■ —1— ------1—  -r — I------------- r ----------r  -------1--------------1--------------r
-
■ -
■ -
u1 -
- -
I 1
0 n/5 2it/5 3n/5 
frequency (radians/sample)
4n/5 ft-80
Figure 4.3. Power spectral density o f the output o f a six b it ADC containing 
mismatched components.
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stochastic signal and the second is controlled by a colored uniformly distributed stochastic 
signal.
The first DEM algorithm is a f i b it barrel shift network controlled by the output o f a B 
bit binary counter. This deterministic DEM algorithm is sim ilar to the clocked level 
averaging (CLA) algorithm for DEM DACs in [6] and [46]. The second DEM algorithm is 
a B b it barrel shift network controlled by a white uniformly distributed stochastic signal 
[13], [70]. Since both algorithms use the barrel shift network and their control signals are 
uniformly distributed, £{T^|jc(nr)} and E {t^x(nT )} are the same for both algorithms. 
Figure 4.4 and Figure 4.5 show the expected distortion transformation and expected
- 0.2 02 
ADC input value
Figure 4.4. Expected distortion transformation fo r the barrel shift network DEM ADC 
with linear gradient mismatch errors.
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distortion squared transformation, respectively. Figure 4.6 and Figure 4.7 show the PSD o f 
the output o f the nonlinear ADC using the CLA DEM algorithm and the stochastic barrel 
shift network DEM algorithm, respectively. Using the data in Figure 4.4 and Rgure 4.5 
and the statistics of the input signal, the power o f the CLA DEM ADC's distortion signal 
and the stochastic barrel shift network DEM ADC’s distortion signal are 0.232 and 0.232, 
respectively. Using the data in Figure 4.4 and Figure 4.5, (4.11), (4.12), and the statistics 
o f the input signal, the SDR and SNDR o f the CLA DEM ADC are 32.7 dB and 31.4 dB, 
respectively. Because the stochastic barrel shift DEM ADC has the same distortion mean 
and power as the CLA DEM ADC, the SDR and SNDR o f the stochastic barrel shift
0.6
0.4
0.2 ^
- 1.0 - 0.6 - 0.2
ADC
0.2
 input value
0.6
Figure 4.5. Expected distortion squared transformation for the barrel shift netwodc 
DEM ADC with linear gradient mismatch errors.
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network DEM ADC are also 32.7 dB and 31.4 dB, respectively. The CLA DEM ADC was 
simulated using 4 0 x 2 samples and its experimental distortion power, SDR and SNDR 
were 0.232, 32.7 dB and 31.4 dB, respectively. The stochastic barrel shift network DEM 
ADC was also simulated using the same 40x2^^ samples and the experimental distortion 
power, SDR, and SNDR were 0.230,32.7 dB and 31.4 dB, respectively.
The third DEM algorithm is a B bit generalized cube network controlled by a white 
uniform ly distributed stochastic signal, and the fourth DEM algorithm is a B bit 
generalized cube network controlled by a colored uniformly distributed stochastic signal. 
Since both algorithms use the generalized cube network and their control signals are
-20 h
CO■o
IZ  -40^
I
I
n/5 2nI5 3tt/5 AiU5
Aequency (radians/sample)
Figure 4.6. Power spectral density o f the output o f a six b it DEM ADC using a 
deterministic clocked level averaging algoritlun.
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uniformly distributed, the E {T^} conditioned on oc(nT) and £ {T |} conditioned on 
xinT) are the same for both algorithms. Figure 4.8 and Figure 4.9 show the expected 
distortion transformation and expected distortion squared transformation, respectively. 
Using the data in Figure 4.8 and Figure 4.9, and the statistics o f the input signal, the power 
o f the generalized cube network DEM ADC’s distortion signal when the DEM network is 
controlled by white and colored stochastic signals are 0.332 and 0.332, respectively. Using 
Rgure 4.8 and Rgure 4.9, (4.11), (4.12), and the statistics o f the input signal, the SDR and 
SNDR o f the generalized cube network DEM ADC w ith a white control signal are 31.2 dB 
and 30.2 dB, respectively. Because the generalized cube network DEM ADC controlled by
^  40 h
2rt/5 3nJ5 Ants %
frequency (radians/sample)
Figure 4.7. Power spectral density o f the output o f a six bit DEM ADC using a 
stochastic barrel shift network controlled by a white uniform ly distributed stochastic 
control signal.
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a white stochastic signal has the same distortion mean and power as the generalized cube 
network DEM ADC controlled by a colored uniformly distributed stochastic signal, the 
SDR and the SNDR o f the generalized cube network DEM ADC controlled by a colored 
uniform ly distributed control signal are also 31.2 dB and 30.2 dB, respectively. The 
generalized cube network DEM ADC controlled by a white uniformly distributed 
stochastic signal was simulated using 4 0 x 2 samples and its experimental distortion 
power, SDR, and SNDR were 0.332, 31.2 dB and 30.2 dB, respectively. The generalized 
cube network DEM ADC controlled by a colored uniformly distributed stochastic signal 
was also simulated using the same 40x2'"* samples and its experimental distortion power.
H■o
0.6
0.4
0.2
- 0.2
-0.4
- 0.6 1 i.
1.0 - 0.6 - 0.2 0.2 
ADC input value
0.6 1.0
Rgure 4.8. Expected distortion transformation for the generalized cube networic DEM 
ADC w ith linear gradient mismatch errors.
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SDR, and SNDR were 0.332, 31.2 dB and 30.2 dB, respectively. Figure 4.10 and 
Figure 4.11 show the PSD o f the output of the nonlinear ADC using the generalized cube 
network with white and colored control signals, respectively.
4.3 Resistor string flash ADCs
Resistor string flash ADCs, sometimes called voltage division flash ADCs, rely on 
matched resistors and comparators to perform their tasks o f data conversion. In practice, 
perfectly matched resistors and ideal comparators are impossible to fabricate. These errors
0.8
0.6 r
0.4r
0.2
* 1.0 - 0.6 - 0.2 0.2 0.6 1.0
ADC input value
Rgure 4.9. Expected distortion transformation and distortion squared transformation fo r 
the generalized cube network DEM ADC with linear gradient mismatch errors.
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due to component mismatches, cause nonunifonn code widths and create harmonic 
distortion in the output o f resistor string flash ADCs.
In this section, a resistor string flash ADC architecture is reviewed. When the resistors 
in the voltage divider network are not exactly matched, the ADC w ill have nonuniform 
quantization step sizes and harmonic distortion results. A resistor string DEM flash ADC 
architecture is also reviewed. The architecture utilizes DEM algorithms to reduce the 
voltage reference errors due to mismatched resistors, thereby reducing the harmonic 
distortion. The DEM algorithm randomizes the virtual positions o f the voltage divider 
resistors and the comparator used for a given quantization level. This virtual repositioning
n
itJ5 2n/5 3n/5 An/5
frequency (radians/sample)
Figure 4.10. Power spectral density o f the output o f a six b it DEM ADC using a 
stochastic generalized cube network controlled by a white uniform ly distributed 
stochastic control signal.
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o f resistors and comparators occurs at each sample instant. Requirements are derived 
which guarantee the ADC has ideal mean quantization reference levels apart from a 
constant determined by the comparators’ input offsets. Furthermore, conversion errors due 
to mismatched components can be uncorrelated from the input, and noise is created 
instead o f harmonic distortion. Two resistor string flash ADC implementations are 
examined and shown to have ideal mean quantization levels apart from a constant.
O r
-201 
f f i  I
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Î  'Z  -40rÇ3
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-800 ÏC/5 2n/5 3n/5 4n/5
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Figure 4.11. Power spectral density o f the output o f a six b it DEM ADC using a 
stochastic generalized cube networic controlled by a colored uniformly distributed 
stochastic control signal.
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4.3.1 Resistor string flash ADC architecture
Figure 4.12 shows a block diagram of a R b it resistor string flash ADC. In the figure, 
the resistor string voltage divider creates 2® reference voltages, for t-0 ,1 ,...,2 ® -1 . 
The ADC’s input voltage, x{nT), is compared with each reference voltage by the 
corresponding comparator. In general, the tth  comparator has a nonzero input offset, . 
The outputs o f the comparators collectively form a thermometer coded representation of 
the ADC’s output. Digital logic converts the thermometer code into the ADC output, 
typically a B bit binary number.
- 2 » -1
9x(nT)
: &
^ i: :
^0: : %
‘2*-l
*0
I
s
Sb
=5
8
Figure 4.12. Block diagram o f a R b it resistor string flash ADC.
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Without a loss o f generality, the ADC is assumed to be unipolar, i.e. the fu ll scale 
reference is and the zero scale reference is ground. I f  R is defined as the average 
voltage divider resistor value, that is
(4.26)
&-0
then , where is the &th resistor’s deviation from the nominal resistance. The
voltage drop, 5^, across the ^th resistor is
I * /
/-o
where is the voltage drop across a single R ohm resistor and the tth
resistor’s voltage drop deviation, |^ , from ideal voltage. A , is
C‘^ -27)
In the context o f an ADC with ideal comparators, A corresponds to the quantization step 
size o f an ideal ADC and is the DNL at the &th quantization step. I f  the ^th comparator 
has a nonzero input offset, the tth  reference voltage, , is
ifc-l É-1
h  “  (428)
{ • 0  /-o
I f  the voltage divider network’s resistors are matched, that is Rq^ R i - . . .  ♦ then
Also if  the comparators have zero input offset errors, that is 
Po -  p., « ... -  P2fl_ j -  0 , then (4.28) becomes
fc-i
(4.29)
/-o
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Equation (4.29) shows that the resistor string flash ADC’s reference voltages are perfect 
when the resistors are perfectly matched. Therefore, the ADC’s output w ill not exhibit any 
distortion due to mismatched components. Otherwise, it is possible to find a periodic input 
signal such that tones, or harmonic distortion, due to component mismatches w ill appear 
in the ADC’s output spectrum.
4.3.2 Resistor string DEM flash ADC architecture
In practice, the perfectly matched resistors and ideal comparators in Figure 4.12 are 
impossible to fabricate. As shown in (4.28), component mismatch errors cause nonuniform 
code widths which create harmonic distortion in the output o f resistor string flash ADCs. 
Resistor string DEM ADC techniques randomize the mismatched resistors’ ordering at 
each conversion instant and reduce the effects of the mismatched resistors. Furthermore, 
resistor string DEM ADC techniques must also be designed to randomize the positions o f 
the comparators. To illustrate, assume that the DEM algorithm randomizes the positions o f 
the mismatched resistors but does not randomize the positions o f the nonideal 
comparators. The jth  quantization level is improved by the DEM algorithm but the yth 
quantization level’s comparison is always made by the yth comparator with a nonzero 
input offset error, \ i j . Therefore, the ADC’s output w ill change at an imperfect voltage due 
to the yth comparator’s fixed, nonzero input offset. This results in a deterministic error 
sequence added to the ideal ADC’s output, thereby creating harmonic distortion.
In order to randomize the positions o f the voltage divider resistors and the nonideal 
comparators in Figure 4.12, each resistor and its corresponding comparator can be 
combined into a resistor string unit ADC cell. Figure 4.13 shows such a resistor string unit
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ADC cell. These resistor string unit ADC cells must be randomized if  DEM is to reduce 
the effects o f errors due to resistor mismatches and comparator mismatches [70].
Resistor string flash ADCs using DEM algorithms typically require complex routing. 
The quantization reference levels rearranged by the DEM algorithm are analog and 
susceptible to errors due to integrated circuit layout. The barrel shift DEM algorithms 
introduced in [13] and [70], respectively, are regular and hardware efficient. Figure 4.14 
shows the architecture that implements both algorithms. These barrel shift DEM ADC 
architecture can be implemented with both R-R-R  and R-2R-3R  resistor strings which 
perform the truncating and rounding quantization operations, respectively.
4.3.2.1 Analysis o f resistor string DEM flash ADCs
This section derives the average quantization reference levels o f the resistor string 
DEM flash ADC that randomizes the unit ADC cells shown in Figure 4.12. The effects of 
DEM algorithms on resistor string flash ADCs can be determined by finding the expected 
quantization decision levels. The DEM algorithms rearranges the unit ADC cells, and as a 
result, the comparator offset and quantization level reference value are functions o f the
() 11
Lk
R k l
-------
O 11
Figure 4.13. The A:th resistor string unit ADC cell.
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DEM algorithms control signal, c(n). Using (4.28), the tth  quantization level reference 
value, Z.^ (n), at time nT can be written as
t - i
L i^n) -  A:A+^ [^c(n)J+ 5^|/[c(n)J.
/-o
Using matrix form and (4.27), (4.30) can be written as
(4.30)
(4.31)
where R s[ro r, T ^ [^ ,c (/i)] maps k and c(n) into a
2®xl vector that selects the comparator for the ilrth quantization level, and T |j[/t,c(n)] 
maps k and c(n) into a 2^x1 vector that selects unit references which create the /(th
Hgure 4.14. Barrel shift DEM flash ADC architecture.
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quantization level reference voltage. The comparator selection transformation, 
Tc [/t, c(n) ] e {0 ,1 } , selects a single comparator to implement the tth  quantization level. 
This implies that T j[g [t,c(n )]T ^[^,c(n )]- 1. The unit cell selection transformation, 
Tu[ib,c(n)]e{0,1}2®, selects the k resistors which construct the itth  quantization level 
reference voltage. This implies that T ^ [ t ,c ( n ) ]T c(n)]-& . Using (4.31 ) and taking the 
expected value, the expected value of the ADC’s tth  quantization level reference voltage 
is
E {L ,}  -  tA + £ |T j,|tlM  + ^ £ |T Î | t |R .  (4.32)
The derivation leading to (4.32) assumes the unit ADC cells use ideal analog switches. I f  
the unit ADC cells use nonideal analog switches with Rxed "on”  resistances, a sim ilar 
result is obtained.
4.3.2.2 Carbone’s implementation
One implementation o f the resistor string DEM flash ADC uses the architecture in 
Figure 4.14 with the unit ADC cells in Figure 4.15 [13]. The DEM algorithm’s control 
signal, c(n) , where c(n) e {0,1, ...,2 ® -l} ,  is used to control a pair o f switches added to 
each unit ADC cell as shown in Figure 4.15. A t time n, the switches in the c(n)th unit 
ADC cell are connected to ground and Vqq , and a ll other pairs o f switches are kept in the 
position that closes the current path between adjacent resistors. W ith the control signal 
c(n) , and are used to determine the first quantization decision level. The 
second quantization decision level is determined by /?c(n)» [^c(n)+i]mod2'  and 
IHc(n)+1 imod2«* example, Rs and pg are used to determine the first quantization
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decision level when c(n) -  5 . The second quantization decision level is determined by 
Rs , /?6mod2« mmod2*- Likewise, the pattern is continued for the remaining 
quantization decision levels. A t the next sampling instant, a new value is chosen for c(n) 
and the process is repeated. Therefore, using the unit ADC cell in Figure 4.15 in the 
architecture in Figure 4.14 virtually repositions the resistors and their corresponding 
comparators.
The DEM ADC constructed with the cell in Figure 4.15 in the architecture in 
Figure 4.14 has the reference selection transformation
TR [k,c(n)l -  rot{A^,c(n)>, 
and the comparator selection transformation
c(n)l -  rot{B , c (/i)},
where A^ is the 2®xl vector with ones in the first k rows and 2*-&  zeros in the 
remaining rows, B is the 2®x 1 vector with a one in the first rows and 2®-1 zeros in the 
remaining rows, and rot{«,n} is the n position rotation operator. I f  the control signal.
DD
Hgure 4.15. The kth resistor string unit ADC cell from [13].
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c(n), has an uniform probability density function then the expected reference selection 
transformation conditioned on k is
f 1 2«-l
(4.33)
where 1 is a 2® x 1 vector o f ones. Similarly i f  the control signal, c(n) , has an uniform 
probability density function then the expected comparator selection transformation 
conditioned on k is
r 1 2 '- i
I  “  ^  2  rot{B , /}  -  . (4.34)
Because /î^ -7 ? + r., (4.26) can be written as
2»-l 2»-l 2«-l
fc«0 A-O t«0
which implies that
2 « - l
J ^ r ^ - r R - O .  (4.35)
k~o
Substituting (4.33), (4.34) and (4.35) into (4.32),
£{Lfc} -  + p (4.36)
where
p “  p  Z  • (4.37)
ifc-O
Therefore, the reference voltage values o f a DEM ADC are equal to those o f an ideal ADC 
plus the constant p , which is the average comparator input offset error.
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4.3.2.3 Steadman’s implementation
One implementation o f the resistor string DEM flash ADC uses the architecture in 
Figure 4.14 with the unit ADC cells in Figure 4.16 [70]. The DEM algorithm’s control 
signal, c(n), where c(n) e {0 ,1, ...,2®-1}, is used to control the switches in each o f the 
unit ADC cells. In Figure 4.16, the arrows indicates that the switch is closed when the 
corresponding signal is a logical one. For example, if  c -1  in Figure4.16, the two 
switches controlled by the signal c are closed, and the other four switches are open. Using 
the unit ADC cell in Figure 4.16 in the architecture in Figure 4.14 causes the resistors and 
the corresponding comparators to be virtually repositioned. The signal c(n) determines 
which unit ADC cell has switch signals c -  1 or -  1. A ll other unit ADC cells have 
which closes the current path between adjacent resistors and utilizes the 
corresponding comparator. I f  c -0  and </ -  1, Vqq is connected to cell’s lower output 
and ground to the cell’s upper output. A ll other cells in the voltage divider have e -d -0 .
Figure 4.16. The k th resistor string unit ADC cell from [70].
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This condition connects adjacent resistors, thereby building a voltage divider network. I f  
the switch signal c is high and switch signal d is low, ground is connected to cell’s lower 
output and Vqq to the cell’s upper output. A ll other cells in the voltage divider have 
The second voltage divider differs from the first in that the positions o f 
and ground are reversed and the resistors are used in reverse order.
Unlike a standard resistor string flash ADC, the resistor string DEM flash ADC voltage 
reference corresponding to the y th quantization level does not depend uniquely on the first 
J resistors, {/?o ,/? i,...,£y_ i}, and the yth comparator offset. The resistor string DEM 
ADC’s yth quantization level is determined J consecutive resistors on one side o f the 
c(n) th resistor, that is,
{^(«-l)mod2®’^(«-2)mod2*’ ^^«»^ (tt+I)inod2®’ ’ ' ' ’ (^«+y-l)mod2®^  (4.38) 
where the Nth unit ADC cell is connected to the power supplies. The first set o f resistors in 
(4.38) are used if  c -  1, and the second set o f resistors in (4.38) are used if  -  1.
The DEM ADC constructed with the cell in Figure 4.16 in the architecture in 
Figure 4.14 can be analyzed by interpreting the B+1 bit control signal, c(n) , as follows: 
The B LSBs of c(n) determine which unit ADC cell is attached to the power supplies and 
the MSB o f c(n) determines the orientation o f the resistor string, i.e. it determines whether 
c -  1 or 1. Thus, the proposed architecture has two possible reference selection 
transformations given by
frot{A ^, c(n)>, i f c - 1
R[^’  ^“  lro t{A ^  2» -c(n)>, if  d -  T
and a comparator selection transformation given by
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TM [*,c(n)l -  ro t{B ,c (/i)},
where is the 2®xl vector with ones in the first k positions and l^~ k  zeros in 
remaining positions, B is the 2® x 1 vector with a one in the first position and 2®-1 zeros 
in remaining positions, and rot{«,n} is the n position rotation operator. I f  the control 
signal, c(n), has an uniform probability density function then the expected reference 
selection transformation conditioned on k is
^  f  r o t { /} -  . (4.39)
Sim ilarly if  the control signal, c(n), has an uniform probability density function then the 
expected comparator selection transformation conditioned on k is
2 ® - I
J /-o
Substituting (4.39), (4.40) and (4.35) into (4.32),
+ (4.41)
where p  is given by (4.37). Therefore, the DEM ADC’s reference voltage values are equal 
to those o f an ideal ADC plus a constant p , which is the average comparator input offset 
error.
4.4 Current steering flash ADCs
In this section, a current steering flash ADC architecture and a current steering DEM 
flash ADC architecture are introduced. Using the transistor’s inherent nonlinear I - V  
relationship, representing ADC signals w ith current can reduce voltage swings and
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increase operating speeds [S3]. Because transistors cannot be matched exactly, current 
mismatch errors occur between transistors. These errors cause nonuniform code widths 
and create harmonic distortion in the output o f current steering flash ADCs. The current 
steering DEM flash ADC architecture introduced in this section randomizes the 
mismatched transistors’ ordering at each conversion instant and reduces the effects of the 
mismatched transistors.
4.4.1 Current steering flash ADC architecture
Figure 4.17 shows a block diagram of a B bit current steering flash ADC. Similar to 
the resistor string flash ADC, the current steering flash ADC is constructed using 2^ unit 
ADC cells, where Figure 4.18 shows the current steering unit ADC cell. In this
xinT)
unit ADC 2 » -1
unit ADC 2
unit ADC 1
umt ADCO
Hgure 4.17. K B  b it current steering flash ADC block diagram.
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architecture, the reference current sources generate a set o f 2^ reference currents, denoted 
by for /k -0 ,l,...,2 ® - l. A  current comparator compares the ADC’s input current, 
x{nT) with each reference current. Figure 4.19 shows a schematic for a CMOS current 
comparator [53]. In general, the tth  nonideal comparator has a nonzero input offset, . 
Therefore, the output o f the tth  comparator can be written as
xinT)
Figure 4.18. The k th current steering flash unit ADC cell.
DDDD
r *
OUT
/
Hgure 4.19. CMOS current comparator.
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f jn ]
R^EF1, ;c(n7’)< ^ / jj£ p +  ■ +|ij^
0, x(nT)>kIjf^+-^~ + \Li^
The output o f the comparators forms a thermometer coded representation o f the ADC’s 
outpuL D igital logic converts the thermometer coded signal into the coded ADC output, 
X g [ n ] , which is typically a B b it binary number.
In the unit ADC cell in Figure 4.18, device mismatches in the PFETs create a 
comparator reference current o f where is the current gain of the it th unit
ADC’s reference current mirror. I f  g is defined as the average current gain o f the unit 
ADCs due to PFET mismatches, that is
5 -  3  I  *». W-42)
k~0
then and the comparator’s reference current, /^ , is (g+g^)(t/R gp+/R g/2),
where is the reference current gain deviation in the tth  unit ADC. Similarly, device 
mismatches between the NFET in the unit ADC cell in Figure 4.18 and the NFET in 
Figure 4.17 create the comparator’s input ciurent to be h/^inT) , where is the current 
gain o f the ^th unit ADC’s input current mirror. I f  h is defined as the average current gain 
due to NFET mismatches, that is
*  -  P  S  A» (4.43)
t-0
then and the comparator’s reference current is (Â+fk)xOiT), where is the
input current gain deviation in the tth  unit ADC. Therefore, the output o f the i^ th 
comparator can be written as
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i^k
/A  2 ;  A + A
4.4.2 Current steering DEM flash ADC architecture
To apply DEM to the current steering flash ADC architecture, all devices creating, 
copying, or comparing the unit ADC currents must be randomized. In other words, the 
FETs creating the ADC’s reference currents, the unit ADC’s reference current mirrors, the 
unit ADC’s input current mirrors, and the current comparators must be randomized. 
Rearranging the current m irror FETs can reduce the effects due to current m irror 
mismatches, but w ill not reduce the conversion errors due to the comparator offset errors. 
I f  the comparators’ positions are not randomized, the fixed comparator input offset errors 
add a deterministic error sequence to the ADC’s output and create harmonic distortion.
Figure 4.20 shows a DEM current steering flash ADC architecture that randomizes the 
FETs creating the ADC’s reference currents, the unit ADC’s reference current mirrors, the 
unit ADC’s input current mirrors, and the current comparators. Figure 4.21 shows the unit 
ADC cell used in Figure 4.20. The ADC’s input, x(nT) , is mirrored in each o f the unit 
ADC cells. The ADC’s master reference current is copied by
2 * - 1
£  2 it+ l - 4 » - 2 ® + l  
t -o
current mirrors using NFETs. A ll Ng NFETs are connected to the switches in the unit 
ADCs. A t a sample instant, the switch control signals, for t - 0 , l, . . . ,2 ^ - l and 
l,2,...,A ^/{, are closed such that each unit ADC implements an unique comparison
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level. To illustrate, a random unit ADC closes one o f its switches mirroring /R g /2 , and 
this generates the first quantization reference level. A different random unit ADC closes 
three different switches to m irror 3 /,^g /2 , and thus generates a second quantization
unit ADC b
ep
unit ADCREF
x{nT)
Figure 4.20. B b it DEM current steering flash ADC architecture.
in
Hgure 4.21. Current steering flash unit ADC cell.
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reference level. A third random unit ADC closes five switches, a ll o f which are different 
from the switches in the previous two unit ADC cells, to mirror 5/ rej/ 2 , and generates a 
third quantization reference level. Each unit ADC continues in this maimer to create all 2^ 
quantization reference levels which are compared w ith the input current. A t the next 
sample instant, the unit ADCs obtain new switch signals and the process repeats. 
Therefore, each quantization decision level is implemented with a different comparator, 
different copies o f the unit reference current and a different copy o f the ADC’s input 
current each sample.
4.4.2.1 Analysis
To analyze the operation o f this DEM ADC architecture, consider the m th unit ADC 
that implements the ^th quantization level comparison. The mth unit ADC’s reference 
current is the sum o f 2 t + 1 o f the reference currents. The / th reference current can be 
written as 7+E/, where the average reference current, 7, is 7 = f^g /2 , and £/ is the /th  
reference current’s deviation firom the average. Due to mismatch errors between the two 
PFETs, the reference current input o f the comparator is
2 A . I
( 2 * + l ) / +
/ - 1
where g is the average current gain o f the PFET current mirrors in the 2^ unit ADCs and 
e„ is the gain deviation in the m th unit ADC. Similarly, the current m irror that mirrors the 
input current has a gain due to transistor mismatches. Therefore, the comparator’s input 
current can be written as
(h + fJx (n T )
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where h is the average current gain o f the NFET current mirrors in the 2® unit ADCs and
is the gain deviation in the m th unit ADC. Figure 4.22 shows the signal processing
model for m th unit ADC cell that implements the tth  quantization level.
The comparator’s output, is given by
(I+TÎ[it,c(n)]E)rfc7+Tj[ifc,c(n)]Rl>Âjc(nD +
i  . (4.44)
xinT)Th[k, c (n )]F + T „[it, c(n)]M
.0, else
where Es ^ qCi ... C2s_j|^, T j^ [^c (n )l is the transformation that selects the ADC cell that 
performs the ^th  quantization level when selected by the control signal, c(n), Tn[A:,c(n)l 
is the transformation that selects the k currents that create the unit ADC’s current 
reference, Rs|êoe, F = ^ o / i a n d  Defining
a -  ^ /h and rearranging (4.44) gives
7+e
Figure 4.22. Signal processing model o f the unit ADC cell in Figure 4.21.
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fk
x inT )<akJ+aT l[k , c (n )]R + (l/A )T ji[it,c (/i)]E +
xinT)Th[k,cin)W  ^T J ,[^  c(n)]M . 
h
.0, else
, (4.45)
From (4.45), the expected value of the ADC’s tth  reference current can be written as 
-  aW+a£:{TÎ|it}R+(l/Â)£{Ti|it>R£{Tj,|fc}E
x (/iD £ {T i[i|^ }F   ^ £{Tj^ |ifc>M (4.46)
4.4.2.2 Stochastic barrel shifting DEM implementation
As an example, consider the DEM flash ADC architecture that uses the ADC cell in 
Figure 4.21 and a stochastic DEM algorithm that performs stochastic barrel shifting. For 
this DEM ADC, the reference selection transformation is
Ttt[k,c{n)] -  rot{A^,c(n)>, 
and the comparator selection transformation is
lM [fc,c(n)] -  ro t{B ,c(/i)> ,
where is the 1 vector has ones in k consecutive rows starting at the row given by 
, / and 2^-k  zeros in the remaining rows, B is the 2®x 1 vector that has a one in the 
first row and 2^-1 zeros in the remaining rows, and ro t{*,n } is the n position rotation 
operator. I f  the control signal, c(n) , has an uniform probability density function then the 
expected reference selection transformation conditioned on k is
/-O
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Similarly i f  the control signal, c(n), has an uniform probability density function then the 
expected comparator selection transformation conditioned on k  is
^  S  . (4.48)
Because g fg -^e ^ , the average reference current gain in Figure 4.21 can be written as
-  ‘
which implies that
k~0
2«-l
Y  (4.49)
kmO
Similarly, it can be shown that
2»-l
2  A - l ^ F - 0 .  (4JO)
kmO
and
Af.-I
Y  e ^ - l^ R - O .  (4.51)
&-0
Substituting (4.47), (4.48), and (4.49) into (4.46) implies
1 1 , r .
_ k  T  -  k  T  I  T  ^  ^£{£&} -  c t^ f+ a ^ r  R + ( l / A ) ^ l^ R ± r  E +  f  , (4.52)
^ R  2 °  h n
and substituting (4.50) and (4.51) into (4.52),
£ {L fc }-a ik /+ g /h  (4J3)
where
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1
(4.54)
4 - 0
Therefore, DEM ADC’s reference voltage values are equal to those o f an ideal ADC plus a 
constant p/%, which is due to the average comparators input offset error and the average 
current gain of the NFET current mirrors.
4.5 Conclusions
An ideal ADC can be linearized by adding a dither signal with a proper probability 
density function and amplitude to its input. No harmonic distortion is present in an ideal 
ADC’s output under these conditions. However, practical ADCs do not possess uniform 
quantization intervals, and consequently, harmonic distortion is present in the ADC’s 
output even if  an appropriate dither signal is employed. In this chapter, a generic ADC 
architecture using dynamic element matching techniques was analyzed. The architecture 
can reduce ADC output errors due to component mismatch errors, such as inaccurate 
reference sources and nonideal comparator. The ADC’s SDR and SNDR can be used to 
compare different DEM algorithms. Computer simulations of DEM algorithms, existing 
and new, have been presented that support the theoretical findings. Finally, analysis and 
circuit implementations of resistor string and current steering DEM flash ADCs were 
presented.
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CHAPTERS
DIGITAL TO ANALOG CONVERTER TRANSFER FUNCTION 
ERRORS AND HARMONIC DISTORTION 
A linear digital to analog converter (DAC) transforms a B bit digital signal, x [n ], into 
an analog output signal, y/inT) , such that yfjnT)^qx[n\ where x[n] is the DAC’s digital 
input signal, T is the DAC’s sampling period, g is a constant that represents the DAC’s 
quantization step sizes or code widths, and n is an integer that indexes the sequence x. 
Many DAC architecmres use matched components to convert signals. Because of 
variations in circuit fabrication processes, temperature gradients across the circuit, 
component aging, and component noise, circuit component values differ from their design 
values. As a result o f these variations, called mismatch errors, DAC code widths are 
functions o f jc[n] and not constants [15], [31], [59], [65]. Variable code widths that are a 
function o f x[n\ add a nonlinear transformation, referred to as integral nonlinearity (INL), 
to the DAC’s linear transformation. Nonzero INL generates harmonic distortion in a 
DAC’s output. This harmonic distortion reduces a DAC’s spurious free dynamic range 
(SFDR), signal to distortion ratio (SDR), and signal to noise plus distortion ratio (SNDR). 
In this chapter, a Fourier analysis technique is developed that relates a DAC’s transfer 
function to its frequency spectrum. This technique can also be used to relate a DAC’s INL 
to its harmonic distortion. Using these analyses, a DAC’s SFDR, SDR and SNDR can be
126
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calculated from its transfer function. In this chapter, a technique is also developed that 
determines a DAC’s transfer function from measured spectra.
S. 1 A  generalized Fourier series representation o f a DAC’s output
I f  the transformation T represents a B bit DAC’s transfer function, the DAC’s output, 
y(nT) , can be written as
y(nT) -  T[4/»l] 
where T  is a nonlinear transformation that can be described as
- ]  §jro + INLo,^(jro+l) + INL,,...,^(xo+2®-l)+INL2a_i f
(5.1)
q is the DAC’s average code width, qxQ is the DAC’s zero input offset, jc[n] is the DAC’s 
digital input sequence that has been amplitude shifted so that its minimum value equals 
Xq, and INL^_^^ is the DAC’s INL at The DAC’s output, yinT), can also be
written as
yinT) -  T [4« i| -  T,[ac[n]] +T^[x[n | (5.2)
where T  ^ is the linear transformation that maps jc[n] to the DAC’s linear output, y^nT) , 
and Tg is the nonlinear transformation that maps jc[n] to the output’s conversion errors, 
yginT) . The DAC’s linear and nonlinear transformations can be written
Tf -  {T j[x [n J -^ jr[n ]:0 < x [n l- jfo < 2 ® -l}
“  I  9 J r o , 5 ( X o + l ) , . . . , ë ( x o + 2 ® - l )  j
and
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T , -  {T,Qc|«!| - IN L ,( „ |.,.:0 < 4 « ] - * oS 2 ''-  U
-  I  0, IN L,, INL2, . . INL^g, I I
respectively.
For a B bit DAC, each of the three transformations, T , T^, and , maps 2® inputs to 
2® outputs, and therefore each of the transformations can be represented by a finite length 
sequence o f length 2®. Because each o f these transformation can be represented by a finite 
length sequence, they can be represented by a linear combination o f a complete set of 
mutually orthogonal sequences. In particular, the DAC’s output, yinT), and nonlinear 
transformation, T , can be written as
Af-I
yinT) -  T [jr[/i| -  ^  (5.3)
l-Q
where
2«-l
2  T[z[nl+Xo]<p,*[z[/i|
A il]  -    (5.4)
: I n l - 0
<P/[z[n| is a complete set o f M mutually orthogonal sequences such that
2 *- l
2  ‘Pr[2[«î<Pf*[^("î -  0 for r ^ l  (5.5)
c I « l - 0
and <p/*[z[n| is the complex conjugate o f <P/[z[nij.
I f  the input signal, x [n ], is a finite length sequence o f length L , then each o f the 
(p,[x[n]-jc^ for 0 < /< M - l is a finite length sequence of length L ,  and each o f the
9 ; [x [r ]- x ^  fo rO < /< A /-l can be expressed as the linear combination o f a complete set
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of mutually orthogonal sequences. Similarly, i f  the input signal, x[r] ,  is periodic with 
period L , then each o f the for 0 < /< A f-1 is periodic with period L , and
each o f the <p/|x[nl-x^ for 0 < /<  A f- 1 can be expressed as the linear combination o f a 
complete set o f mutually orthogonal periodic sequences that have a period L . Therefore, if  
x[n] is a finite length sequence o f length L or a periodic sequence with period L , each of 
the (P /jx [n l-x^ fo rO < /< A f- l can be written as
N - \
<p,[x[R]-.to] -  ^  C[%,/]Yfc[R] (5.6)
4 - 0
where
L-I
C[k, n  -  2 ^ ---------------------. (5.7)
£ 7 4 [ '* V t " l
n - O
Yj^[r] is a complete set o f N  mutually orthogonal sequences such that
4, -1
X 7rt« l7 fc*[« l *  0
n — 0
and Yfc*[n] is the complex conjugate of Yfc[” l • Substituting (5.6) into (5.3),
M  — I N  — I N  — I I
y(nT) -  X  A [/l £  C [*, /lY jn ) -  Y  / ]A [/h j[n ] . (5.8)
/ - 0  4 - 0  4 - 0  4 - 0
By defining as
A f- I
F[%1- £ C [ itJ lA [ / l.  (5.9)
4 - 0
the DAC’s output in (5.8) can be written as
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
130
v - i
yinT) -  T [x[n]l -  £  Y[ky^^[n] (5.10)
4 - 0
where the summation in (5.10) has the form of a generalized Fourier series. By defining 
the column vector, Y , such that is the k\h element o f Y , the generalized Fourier 
coefficients in (5.9) can also be calculated using
Y = CA (5.11)
where C[k, /] is the element in the ^th row and I th colunm in the matrix, C , and A [/] is 
the /th element in the column vector, A . Similar arguments can used to determine 
generalized Fourier coefficients for yJinT) . Because T/ is a linear transformation, the 
generalized Fourier coefficients for yjinT) can be determined in the usual manner.
5.2 The relationship between a DAC’s transformation and its output’s frequency spectrum
To determine the frequency spectrum of the DAC’s output using (5.10), the complete
set of mutually orthogonal sequences, fb rO < t< /V - l ,are chosen to correspond to 
desired frequency information. Therefore, let
(5.12)
for 0 < it< V -1, which implies that (5.10) can be written as
yinT) -  T [x [/i]j -  i  £  Y[k ]e '^ '‘\  (5.13)
4 - 0
Although <p/|x[/i]-x^ can be selected as any complete set o f mutually orthogonal 
sequences, it is convenient to let
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9/[x[r] - x^ 2®
which implies that
R - 0
2k,
(5.14)
and
2 * - l
(5.15)
Substituting (5.14) and (5.15) into (5.9),
(5.16)
/ “ O n«0 :(m] —0
The Fourier coefficients, K [it] for 0 < k < N -1 , can also be calculated using (5.11) where
(Po|x[nl Xq l|DFSyy|tp| jx [n ]-x ^  i|...|DFSy|(p2fl_ ||x [n l—Xqj i
I I I
I I I
(5.17)
where DFS^|<pQ|x[n]-x^| generates a column vector containing the M point discrete 
Fourier series (DFS) coefficients o f <Po[jc[B]-:rg|, and
A -  [DFS2a{T[z[/iJ:0<z[n]-Xo<2®-1}] (5.18)
where DFS2a{T[z[n]]} generates a column vector containing the 2® point DFS 
coefficients o f T |z [n ]|:0 < z [fi]-X o ^2 ® -1 . Using (5.11) or (5.16), the frequency 
spectrum o f the nonlinear DAC’s output can be determined.
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By defining the column vector, Y^, as the DFS coefficients o f yfjnT) and the column 
vector, Yg, as the DFS coefficients o f yJinT), the DFS coefficients vectors, Y, and Y^, 
can be calculated using Y, » CA, and Y , -  C A ,, where
A/ -  [d FS2.{T/[z[rÎ:0 < z[r ]-X o<2® - 1}]
and
A , -  [D FS2i,{T^[z[/il:0<z[n]-Xo<2® -1 }].
The DFS coefficients vector, Y ,, describes the spectrum of the DAC’s output signal and 
the DFS coefficients vector, Y^, describes the spectrum o f the DAC’s harmonic distortion. 
Because A -  A /+A^, (5.11) can be written as
Y -  C(A/+Ag) -  Y/ + Yg. (5.19)
Because is a linear transformation, Y; can also be written as
Y /-9 X , (5.20)
where X is a column vector that contains the DFS coefficients o f x [n ]. Substituting (5.20) 
into (5.19), Y can also be written as
Y -^ X + C A ,. (5.21)
5.3 Performance criteria for DACs
Three criteria that are used to measure a DAC’s performance are SFDR, SDR, and
SNDR. A DAC’s SFDR can be calculated directly using (5.11) or (5.16). To calculate a
DAC’s SDR, consider the DAC’s average signal plus distortion power, , where
P, -  ^ Y « Y  (5.22)
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and the superscript H  denotes the complex conjugate transpose. Substituting (5.21) into
(5.22),
P, - ^ç2x "x + i(25Re{X«CA.}+A"c"CA,)
where the first term, , is the DAC’s average output signal power, P ,, and the
second term, ^ (2 $ R e {X ^C A ^}+ A^C^C A ^), is the DAC’s average distortion power, 
P j. Therefore, the DAC’s SDR is
SDR  ------------------------- „  „ ------ . (5.23)
2^Re{X®CA J + a " c "CA^
To calculate a DAC’s SNDR, consider an input, x [/t], which can be written as
x(n] -  f[R ]+ w [n ]
where 5[n] is the DAC’s input signal and w[n] is the DAC’s input noise. Because T, is a 
linear transformation, the DAC’s output, y{nT), in (5.2) can be written as
y(nT) -  T [s [n l+ w [n | -  T ;[s[n |+T^[w (n |+T^[s[n l + w [n ||,
and (5.21 ) can be written as
Y -^ S + ^ W + Y ^ , (5.24)
where S and W are vectors that contain the DFS coefficients o f 5 [r] and w [n ], 
respectively. To calculate a DAC’s SNDR, consider the DAC’s average signal plus noise 
plus distortion power, Py. Substituting (5.24) into (5.22),
Py .  ± ^2 S ^S + ^($ 2 W ^W + A ^C ^C A J .
+ ^2 § R e {^s '^  W + S"C A ,+ w " c  A ,}
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where the first term, is the DAC’s uverage output signal power, and the
remaining terms are the DAC’s average noise plus distortion power. Therefore, the DAC’s 
SNDR is
SNDR-
W + C"C A^  + 2^Re{^s''w + s " c  A^  + W^'c A,>
(5.25)
5.4 Relating a DAC output’s frequency spectrum to its INL
A DAC’s transfer function can be determined from measured spectrum of its output. 
To determine a DAC’s transformation, T , from its frequency spectrum, Y, pre multiply 
(5.11) by (C^^C) which implies that
A -  (C "C ) '‘c " v
and perform an inverse DFS (IDFS) of the result. In other words, 
r [^ jt(n ij-  IDFS(A) -  IDFS((C"C) 'c ''v >
(5.26)
(5.27)
To calculate a DAC’s transformation, T, from the output frequency spectrum, V , 
(5.27) assumes that both magnitude and phase information o f the DAC’s output frequency 
spectrum, Y , are known. In many circumstances, only magnitude information is measured 
and available. In such cases, (5.11 ) can be written as
|K(0||gVZK|0|
\Y [\ ie i^nW lA lIjjeV ^'^l'l
|K(2j|e>^»'|2l - C |At2||e>^''|2|
jK [/V -l||e /^ * '(^ - 'l )A t2«-l||e>^'‘ |2 ''- 'l
(5.28)
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
135
where |K[^]| and ^Y{k]  are the measured magnitude and the unknown phase of the 
output’s Ath frequency sample, respectively, and |A [/] and Z A [/] are the measured 
magnitude and the unknown phase of the output’s /th  frequency sample when 
mod 2®, respectively. ( If x [n ]- / i mod 2^, A contains the DFS coefficients of 
the DAC's transfer function.) To determine the DAC’s transformation, the phases, ZA [/] 
for 0 < /< 2 ® -1, o f A must be determined from the measured magnitudes, |K[ife]| for 
Q <k< N -\  and |A[/]| fo r0 < /< 2 « - l.
An iterative algorithm that can determine the phase information of Y and A from the 
measured magnitudes, |y[k]| for 0 < k< A f-l and |A[/1 for 0 < /< 2 ® -1, consists of four 
steps. To start, the algorithm initially requires an estimate, Â , o f A . To generate this initial 
estimate, let |Â[/]| -  |A[/]| fo r0 < /< 2 ® -l where |A [/| fo rO < /< 2 ® -l are measured 
magnitudes. The phases, ZY{k\ for 0 < k < )V -l, can be set to any real number, or they 
can be calculated assuming that the DAC is ideal. The algorithm’s first step calculates an 
estimate, Ÿ , of Y using Â and (5.11 ). The algorithm’s second step generates an improved 
estimate, Ÿ , of Y by replacing the magnitudes in Ÿ with the measured magnitudes, 
|F [k | for 0<A:<A^-1 Using Ÿ and (5.26), the algorithm’s third step calculates an 
estimate, Â , of A . The fourth step generates an improved estimate, Â , o f A  by replacing 
the magnitudes in Â with the measured magnitudes, |A [/] for 0< /< 2^~  1. Using Â and 
(5.11 ), the algorithm iterates by calculating a new estimate, Ÿ , o f Y . Mathematically, the 
(th iteration of this algorithm can be written as
Ÿ. -  CÂ/_ 1 where f , [k ] -  for Q <k<N -\  (5.29)
?i[k] .  for 0 < k < N - l  (5.30)
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Â,--  (C "C )"‘c "Ÿ , where A,[/] -  fo rO < /< 2 ® -l (5.31)
A /[/] -  for 0< /<2« - 1 (5.32)
These four steps are repeated until the error in the estimates o f A and Y are within a 
desired tolerance.
To show that the iterative algorithm described in (5.29)-(5.32) converges, define Ey ,•
as
N - \
jfe-O
(5.33)
which is the average power of the error between the ith  estimate, Ÿ /, o f Y and the ith 
improved estimate, Ÿ ,, o f Y , and define , as
2»-l _
(5.34)
/-o
which is the average power of the error between the i th estimate, Â,-, of A and the i  th 
improved estimate. A,-, o f A . I f  it can be shown that
both of the ( f+ 1 )st mean squared errors are less than or equal to both o f the ith  mean 
squared errors, and the iterative algorithm described in (5.29)-(5.32) converges to a 
solution.
Lemma I :  Let (p,[x[l j-X q ]... 1 where
is defined in (5.5) and the superscript T denotes the 
transpose operation. I f  the DAC’s input, x(n), has the property that
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pj^jc[n]-£»oj “  where P is the probability function and
0<bQ-XQ<2^ - \ , then <pfq>/ -  0 for r ^ l .
I f  0<f»o-Xo<2®-1 and 1/2®, the elements o f the
sequence x[n] take on every possible valid DAC input an equal number of 
times, and thus, the length, N, of jt(n) is iV -  a2^ where a is an integer. 
Therefore,
N - 1 2«-1
9 ^9 / -  E  (P/| (5.35)
n-O -1 -* j(nl-0 L J L J
I f  / (5.5) implies that (p, -  0. Q.ED.
Result I :  I f  <P/[x[n]-jc^ -   ^  ^ ^ for 0 < /< 2 ® -1 ,
Lemma 2:
Proof:
9^9/ yV/2® r  -  Ii 0 '
As shown in Lemma 1, tp^tp, -  0 when r ^ l  and a  -  N/2®. Therefore, 
when r  -  (5.35) implies that
V r9 / - : ^  I ,  ® ^ “ 22»'
I f  C is the 2®xAi matrix described by (5.7) and (5.11) where 
7 j n ]  -  for 0 < k< A (-l , and the DAC’s input, x{n), has the
property that p|^x[n] -  6gj  -  1/2® where 0<6Q-XQ<2®-1 then C^C is a 
diagonal matrix.
Again, let (p, -  |9 ,[x[0 ]-X o l <p/Wl l-J^ol •• 9 /U [^ -1  l-J^oi|^ 
where 9 /|jf(» l-J fo j is defined in (5.5), and define 
Yfc “  1^^ 2  ^j  . I f  the matrix, V , is defined as
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(5.36)
the matrix C can be written as C -  f v ^ V o l 1 J -  i1  » C^C
L I i""i J
can be written as
9 ? V V % o  9 ? V V % i  . . .  (P ? V V % 2 « _ ,
C " C -  9 f v V % o  < p f v V % ,  . . .  ( p f v v % 2 » - i
! : ,  :
9 2 « - iV V  <Po 9 2 » - i ^ ^  9 o . . .  9 2 * - ! ^ ^  9 2 ' - 1
N - \
Using (5.36), V V ^  -  ^  which implies that the rth  row
H kmOand c th column of VV , can be written as
t - 0
\N
lo
r -  c 
r# c
Therefore, VV -  where isthe N x N  identity matrix. Using this 
result and Lemma 1,
C C -  Afdiagi 9o9o 9 i 9 i ••• 9 2 '-i9 2 *-i
Result 2:
where diag{x} is a diagonal matrix that has the elements o f the vector x 
along its diagonal. Q.E.D.
I f  9/[^[n]-J^ôl “  ^ for 0 < /< 2 ® -I and
1Yjfc[»l “  ^  for 0 < k < N - l , which implies that C is the matrix
described by (5.17), then C C -  • This result can be obtained using
Lemma 2 and Result 1.
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Theorem 1: I f  <p /[x[iil-x^ -   ^  ^ ^  for 0 < /< 2 ® -l,
for 0 < k < N - l ,  and the DAC’s input, Jt[n], has the property that 
P ^x [n ]-6 o j “  1/2® where P is the probability function and
0<6o-%o<2®-l, then 
Proof: In matrix form, (5.33) can be written as
4 . , - p l|V i- Ÿ , |p ,  (5.37)
and (5.34) can be written as
^1 , -  ^ l |Â , - Â jp  (5.38)
where |H| denotes the Euclidean, or Frobenius, vector-matrix norm [41].
Substituting (5.29) into (5.37) and noting that (5.31) implies that 
Ÿ, -  CÂ, ,
4 ., -  -  ^ ||c (Â ,_ i-Â ,)p
I - “ ® // ■" *“  ^ ( A , - i~ Â , )  C C (A ,-_ i-Â ,)
(5.39)
Substituting Result 2 into (5.39),
4.1 "  ^ ( ^ i - i - A f )  (Â /_ i-Â ,) » ^ | |Â /_ i-Â , |^  . (5.40)
Because the elements o f Â,- and A, have identical phases and the elements 
of À, and Â ,_ i have identical magnitudes, |A ,[/]-A /[/]|< |A ,-_ i[/]-A /[/l( 
for 0 < / < 2® -1  which implies that
| |À f - Â f  < ||Â (_ i-Â f . (5.41)
Applying (5.41) to (5.38) and (5.40),
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4 , ^ 4 . , -  (5.42)
Similarly, because the elements o f Y ,+1 and Y ,-+1 have identical phases 
and the elements of Y (+1 and Ÿ, have identical magnitudes, 
l^ i+ i[^ l-i'i+ i(k ](^ lY /+ i[^ ]-K ,[A :]| fo rO < ^< A f-l which implies that
||Ÿ ,H .,-Ÿ ,..,||< ||Ÿ ,..,-Ÿ | (5.43)
Applying (5.43) and (5.29) to (5.37),
4,<+i -  j^l|Y,'+1 -Y,-+ ,|p< j^||Ÿi+1 -Ÿ,jp -  ^||C(Â,—Âf)||  ^
which implies that
4,,+ |S ^ (Â ,-Â ,)^ C ^ C (Â ,-Â ,)  (5.44)
Substituting Result 2 into (5.44)
4 ,i>  1 - ^ ( Â ( —Â,) (À /-Â f) -  ^ | |Â / - Â jp  -  4  . (5.45)
Equations (5.42) and (5.45) imply that  ^<e\ . Q.E.D.
Theorem 1 proves that the iterative algorithm described in (5.29)-(5.32) converges; 
however, the solution to which it converges is not a unique solution because the DC 
frequencies, K[0] and A [0 ], are real numbers and their phases, ZK [0] and Z A [0 ], can 
be either zero or n. As a result, the iterative algorithm described in (5.29)-(5.32) can 
converge to a result which generates the correct transfer function shifted by 2 |A [0 ]|/2^. In 
the author’s experience, converging to the wrong solution can be avoided by improving the 
initial estimate o f |A |.
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5.5 Example
Consider a six bit DAC that has linear gradient and uniformly distributed random unit 
DAC errors where the linear gradient errors vary linearly from +5% to -5% of an LSB and 
the random errors are uniformly distributed between +2% and -2% o f an LSB. Table 5.1 
contains the 64 points that describe the DAC's nonlinear transformation, T . For this 
particular example, the DAC’s input sequence is a fu ll scale dithered sinusoid that has a 
frequency o f 7n/64 radians/sample. The dither sequence is a strictly white sequence with 
a triangular probability distribution function with support on {-q,q) .
Quantizing the dithered sinusoidal input sequence to six bits, (5.20) can be used to 
calculate the ideal DAC’s power spectral density (PSD) which is shown in Figure 5.1. 
Because Y -  g X , the PSD in Figure 5.1 is identical to a scaled PSD o f the DAC’s digital 
input sequence. Using the quantized input and the transfer function in Table 5.1, (5.11) or 
(5.16) can be used to determine the DAC’s output PSD, which is plotted in Figure 5.2. 
Using Figure 5.2, the DAC’s SFDR is measured to be 38.5 dB. The spectrum, Y^, o f the 
DAC’s distortion, y fj iT ),  can be calculated by substituting A^ for A in (5.11) or 
substituting for T in (5.16). Figure 5.3 shows the PSD of the DAC’s distortion. Using
(5.23), the DAC’s SDR is 37.5 dB. To calculate the DAC’s SNDR, assume that the DAC’s 
input, jc [/i], has the form, 5 [/i]+ w [/i], where is the unquantized sinusoidal input 
without dither and is the signal that includes quantization and dither noise. Then 
using (5.25), the DAC’s SNDR is 33.9 dB. Using the data in Figure 5.3, the DAC’s signal 
to noise ratio (SNR) is calculated to be 36.9 dB. The difference between SNR and SNDR 
is attributed to the distortion energy at the fundamental frequency as seen in Engure 5.3.
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Table 5.1. Nonlinear DAC transfer function. 
Nonlinear DAC output values for digital inputs 0-63
-63.000 -47.670 -32.173 -16.507 -0.557 15.608 31.913 48.366
-61.128 -45.732 -30.225 -14.510 1.451 17.626 33.950 50.445
-59.200 -43.824 -28.265 -12.534 3.466 19.677 36.012 52.520
-57.285 -41.870 -26.316 -10.564 5.477 21.687 38.080 54.608
-55.382 -39.936 -24.364 -8.555 7.521 23.745 40.116 56.714
-53.429 -37.988 -22.402 -6.555 9.533 25.768 42.164 58.789
-51.524 -36.063 -20.436 -4.557 11.549 27.811 44.213 60.912
-49.593 -34.118 -18.491 -2.552 13.549 29.869 46.262 63.000
100
80
60
OQ*o
40
2ît/5 3tt/5 471/5
frequency (rad/sample)
Figure 5.1. Power spectral density plot o f the linear part of the Example’s nonlinear 
DAC output. The DAC’s input is a frill scale dithered sinewave that has a frequency of 
7ji/64 rad/sample.
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To calculate this DAC’s transfer function using magnitude spectra, the iterative 
algorithm described in (5.29)-(5.32) requires the PSD o f the DAC’s output response to a 
periodic ramp input and the PSD of the DAC’s output response to an input that takes on 
every possible valid DAC input an equal number o f times. Figure 5.4 shows the PSD of the 
DAC’s output response to a periodic ramp input, and Figure 5.5 shows the PSD of the 
DAC’s output response to a random signal that takes on every possible valid DAC input an 
equal number o f times. Using the iterative algorithm described in (5.29)-(5.32), 113 
iterations were required to obtain the data in Table 5.1.
Hgure 5.2. Power spectral density plot o f the Example’s nonlinear DAC output. The 
DAC’s input is a full scale dithered sinewave that has a frequency o f 7n/64 rad/sample.
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5.6 Conclusions
In this chapter, a Fourier analysis technique was developed that relates a DAC’s 
transfer function to its output A^quency spectrum. In particular, (5.11) and (5.16) calculate 
a DAC’s output frequency spectrum given a DAC’s transfer function and a particular input 
signal. Furthermore, a DAC’s performance metrics, including SFDR, SDR, and SFDR, 
can also be determined given a DAC’s transfer function and a particular input signal. Also, 
a DAC’s nonzero INL was shown to create harmonic distortion in the DAC output, and the 
distortion power was calculated exactly. Furthermore, DACs with different INL w ill
2n/5 3tt/5
Arequency (rad/sample)
471/5
Figure 53. Power spectral density plot o f the harmonic distortion part o f the Example’s 
nonlinear DAC output. The DAC’s input is a fu ll scale dithered sinewave that has a 
Aequency o f 7n/64 rad/sample.
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95
90
85
80
75
70
65
0 n/5 2n!5 n
frequency (rad/sample)
Figure 5.4. Power spectral density plot o f the Example’s nonlinear DAC output. The 
DAC’s input is Jt(n) •  JCn + n mod 2 .
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271/5 371/5
frequency (rad/sampie)
47t/5
Figure 5.5. Power spectral density plot of the Example’s nonlinear DAC output. The 
DAC’s input is a random signal that takes on every possible valid DAC input an equal 
number o f times. PSD samples are connected by straight lines for convenience in 
plotting.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
147
produced harmonic distortion in different frequency locations. Finally, an iterative 
technique given by (5.29)-(5.32) was developed that determines a DAC’s transfer function 
from measured spectra.
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CHAPTER 6
DYNAMIC ELEMENT MATCHING TECHNIQUES FOR 
DIGITAL TO ANALOG CONVERTERS 
Many practical DAC architectures use switches and matched components to convert 
signals. In practice, perfectly matched components are not possible due to fabrication 
limitations, thermal gradients, component aging and component noise. The difference 
between the actual component value and the actual component value is called mismatch 
error. In DACs, mismatch errors cause conversion errors in the DAC’s analog output 
signal, y (r), such that y(nT) -  qx[n\+e{n\ where e[n\ is a sequence representing DAC 
conversion errors. This conversion error sequence, e[n],  contains the DAC’s harmonic 
distortion that reduces the DAC's SFDR, SDR, SNDR and ENOB.
Some DAC designs reduce component mismatch errors by using special fabrication 
processes or by laser trimming components; however, component mismatch errors cannot 
be completely eliminated. As an alternative to special fabrication processes, techniques, 
such as digital error correction [42], [63] and digital self-calibration [67], have been used 
to reduce the effects of component mismatch errors. Another alternative to laser trimming 
and special fabrication processes, dynamic element matching (DEM) techniques reduce 
the effects o f component mismatch errors by varying the matched components’ 
interconnections.
148
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DEM techniques dynamically rearrange the interconnections of mismatched 
components so that the time averages o f the equivalent components at each o f the 
component positions are nearly equal. I f  the interconnections are varied such that the 
mismatched components’ virtual positions are sufficiently varied, the harmonic distortion 
caused by the mismatched components can be reduced, frequency shifted or eliminated. 
Therefore. DEM techniques can increase an DAC’s SFDR, SDR, SNDR and ENOB.
Deterministic DEM techniques and stochastic DEM techniques have been developed 
for DACs. Deterministic DEM techniques, such as clocked level averaging [72], [73], data 
weighted averaging [6], and individual level averaging [16], [46], improve DAC 
performance by locating the distortion caused by the component mismatch errors in 
certain frequency bands. This distortion is reduced or removed in subsequent processing 
such as lowpass filtering in A£ architectures. Stochastic DEM techniques, such as 
stochastic level averaging, randomly permute DAC circuit components each sample [IS], 
[23]. Unlike deterministic DEM techniques which generate harmonic distortion, stochastic 
DEM techniques can spread the mismatch error energy across the spectmm generating 
white or colored noise in the DAC output.
Because DEM algorithms dynamically rearrange components, deterministic DEM 
DACs can be classified as time varying systems, and stochastic DEM DACs can be 
classified as random systems. Also, because DACs that contain mismatched components 
are nonlinear systems, deterministic and stochastic DEM DACs can be classified as 
nonlinear time varying systems or nonlinear random systems, respectively. As a result, 
analyses o f DEM DACs have been specific to a DAC’s DEM algorithm even though many 
DEM DACs have identical architectiures. In this section, a particular DEM DAC
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architecture is analyzed and criteria are developed for comparing this architecture’s 
performance when various DEM algorithms are applied to it.
6.1 Analysis of DEM DACs
As shown in Chapter 5, a DAC containing mismatched circuit components can be 
represented by a nonlinear transformation which can be written
y{nT) -  T [jc [n j -  T ,|x [/i|+ T ^ [j:[n j (6.1)
where T is the DAC’s nonlinear transformation, Jt[/i] is the DAC’s digital input sequence, 
T; is the linear transformation that maps jc[n] to the DAC’s linear output and is the 
nonlinear transformation that maps jc[n] to the output’s conversion errors. The nonlinear 
conversion error, T^[x[n]], which is caused by component mismatch errors, contains the 
DAC’s harmonic distortion that reduces the DAC’s SFDR, SDR and SNDR. To reduce a 
DAC’s harmonic distortion and thus, its SFDR, SDR and SNDR, the effects of mismatch 
errors in the DAC circuitry must be reduced or removed.
6.1.1 A DEM flash DAC architecture
To demonstrate the principles o f DEM, consider the B bit DEM DAC topology in 
Figure 6.1, which shows the block diagram of a R bit flash DAC that performs DEM by 
mapping a B bit binary input signal, x(n), where Xo^Jt(/i)<jto + 2 ^ - l to 2® single bit 
DACs [15]. In Figure 6.1, the natural binary converter transforms the input signal, jc(/i), 
where Xo<ac(n)<Xo+2®-l into the B bit natural binary signal, %(n), where 
X(n) -  x(n)-XQ which implies that 0 < % (n )< 2 ^-l. The modified thermometer coder 
converts the natural binary coded signal, %(n), into a 2^ bit modified thermometer coded
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signal, tin). The interconnection network connects the 2® bits o f the modified 
thermometer coded signal, /(n ), to the 2^ unit DACs. Regardless o f the interconnection 
network’s control signal, c{n) , the interconnection network’s output, g(n), activates %(n), 
or jc(n)+jro, unit DACs and deactivates the remaining 2^-%(n), or 2^-x(n)+XQ, unit 
DACs. I f  each activated unit DAC generates an analog signal, a , type, and each 
deactivated unit DAC generates an analog signal, d, the DAC’s quantization step sizes or 
code widths, g , are the difference between a and d , that is ^ -  a -d  which is a constant. 
Also, the DAC’s output, y(n73, which is the sum o f all o f the unit DAC outputs, can be 
written as
yinT) -  a x(/i)+ d [2 « -x(n )l -  ia -d )x in )^ d l^  -  ^ [2»-x(n )l+d2« (6.2)
In practice, mismatched components between each of the unit DACs prevent the 
analog outputs o f the activated unit DACs from being identical. Similarly, the analog 
outputs o f the deactivated unit DACs are not identical. As a result, the DAC’s quantization 
step sizes or code widths are not constant, the DAC’s transfer function is nonlinear, and the 
DAC’s performance is degraded as shown in Chapter 5. To improve the DAC’s 
performance, the DEM DAC’s interconnection network dynamically alters the mapping
unit DAC
unit DAC
unit DAC
unit DAC(N
Figure 6.1. A  R bit dynamic element matching DAC architecture.
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between the input signal, x{n) , and the mismatched unit DACs so that the time averages o f 
the activated unit DAC outputs are nearly equal and the time averages o f the deactivated 
unit DAC outputs are nearly equal. I f  the interconnection network’s control signal, c(n) , is 
deterministic, the mapping between the DAC’s input signal, x(n) , and the 2^ unit DACs is 
deterministic, and the DAC is referred to as a deterministic DEM DAC. Similarly, if  the 
interconnection network’s control signal, c(/t), is stochastic, the mapping between the 
DAC’s input signal, x{n) , and the 2® unit DACs is stochastic, and the DAC is referred to 
as a stochastic DEM DAC.
Although the DEM DAC in Figure 6.1 has been analyzed for specific interconnection 
networks and specific control signals, a general analysis o f this DEM DAC and criteria for 
comparing the performance for different intercormection networks and control signals 
does not appear in the literature. In this chapter, a general analysis o f the DEM DAC in is 
developed. Using this analysis, the DAC’s mean IN L, the variance o f the DAC’s INL, the 
DAC’s SDR, the DAC’s SNDR, and the DAC’s SFDR can be calculated and used as 
criteria to compare DEM DACs using various interconnection networks and control 
signals.
6.1.2 An analysis o f the DEM flash DAC architecture
In Figure 6.1, the natural binary coder and the modified thermometer coder transform 
the DAC’s digital input, jc(n), where Xo<Jc(n)<jro+2®-1 into the 2® bit thermometer 
coded signal, r(n), where t{n) •  x{n)-XQ which implies that 0 < f(n )< 2 ® -l. The 
interconnection network maps the 2^ bits o f the signal, t(n) , to the 2^ unit DACs, and the 
DAC’s output, y(nT), is the sum o f the outputs o f the unit DACs. Therefore, the DEM
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DAC’s output, yinT), is a function o f tin) which is a function o f jc(n), the interconnection 
network, the interconnection network’s control signal, c(n), and the activated and 
deactivated analog outputs generated by each o f the unit DACs.
To express the thermometer coded signal, tin ) , as a function o f the DAC’s input 
signal, x(n), let %^ (m) represent %(n) ’s tth  b it where %,(«) and %g(n) are %(n) s least 
significant bit (LSB) and most significant bit (MSB), respectively. Also, let the vector, 
T (n ), represent the modified thermometer coded signal, tin), where
T(n) -  [f,(n) t2in) tjin ) ...
the superscript T denotes transpose, and r|(/i) and t2sin) are r(n )’s LSB and MSB, 
respectively. In this paper, the modified thermometer code is defined such that r,(n) -  0 
and + “  X<.(n). For example, if  f l -  3,
T(n) -  [o x,(n) XzC") %z(^ ) XsC") Xzin) X ^ in ^ ■
Although an ordinary thermometer coder or another type o f modified thermometer coder 
can be used, the modified thermometer coder defined above is typically used in DEM 
DACs because this modified thermometer coder typically simplifies the hardware design. 
Regardless o f the thermometer code, tin) and xin) can be related by
T^(«)T(n) -  x(«) “  x(n)-XQ
where the vector, T(n), represents tin) ,
To express the interconnection network’s 2^ b it output signal, g in), as a function o f 
the input signal, xin), let the vector, G (n), where
G(t%) -  [gi(n) g2in) g i^n) ... g2«(«)]^
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and gj(>i) and g2B(n) are g(n)'s LSB and MSB, respectively, represent the 
interconnection network’s 2^ b it output signal, g(n). Because the interconnection 
network’s output, G (n), is a function o f the interconnection network’s control signal, 
c(n), and the thermometer coded signal, t{n), which is a function o f the DAC’s input, 
x(n), the interconnection network can be represented by the transformation such that
G (n)-Tc[Jc(n),c(n)]. (6.3)
Regardless o f the transformation Tq and the control signal, c(n),
G^(/i)G(n) -  T^(n)T(n) -  %(n) -  x{n)-XQ, (6.4)
and
[ l- G ( / i) f  [l-G (n )] -  [1 -T (n ) f [1 -T (n )l -  2«-%(n) -  2«-jr(u)+jCo. (6.5)
Therefore, the interconnection network activates G (n)G(n), or jt(/i)-X o , unit DACs and 
deactivates the remaining [l-G ( /i) ]^ [l -  G(n) ],  or 2® -  xin) + Xq , unit DACs.
To express the DAC’s analog output, yinT), as a function of the interconnection 
network’s output, G (/i), define the output, y^inT), o f the A:th unit DAC as
« ■ " - l : :  ; ï ï : ;
where a^ a^nd are the values o f the activated and deactivated küi unit DAC, respectively. 
I f  â and d are defined as the average values o f the activated and deactivated unit DACs, 
respectively, that is
-   ^ T
and
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1
^ “ p  S
k~l
then q -  (a -d )  where q is the DAC’s average code width, and the output, y^{nT) , o f the 
k th unit DAC can also be written as
yki.nT)
d+lk  g Jn ] - 0
where and l^ ^ d ,^ -d .  Thus, if  ld.^\hy{n) h^in) h^in)... h ^a in ^ ,
L s |/|(n ) /2W  /3W  ... /2«('*^^ and 1 is a 2®xl vector o f ones, the DAC’s output, 
yinT) , can be written as
2»
yinT) -  2
t -  I
5G^(n)G(n)+ c \n )H  + d [ l -  Gin) f  [ I -  G(n) ] + [1 -  G(n) J^L
(6.7)
Substituting (6.4) and (6.5) into (6.7),
yinT) -  5[x(n)-X ol+G ^(n)H +d(2® -x(/i)+X o) + [l-G (n )]^ L
-  (5-5)[x(/i)-Xol+d2«+G ^(n)(H-L) + l ’’L (6.8)
-  ^[x(n)-XoJ+52»+G ^(n)(H-L) + l^L
Because d^^ 5 .  (6 .6 ) can be written as
2»
I
k
which implies that
2*
5^ -  l^ L  -  0 (6.9)
jfc-i
Similarly, because u+Aj^,
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2  At -  -  0  (6 .10)
2»
I
k - I
Substituting (6.3) and (6.9) into (6 .8), the DAC’s output can be written as
yinT) -  g [x(/i)-X o ]+d2® +T G W n),c(« )](H -L). (6 .11)
In (6.11), the term, §[x(n)-Xo]+d2® , is sim ilar to the ideal DAC’s output in (6.2), and 
represents the DAC’s output when all o f the unit DAC’s activated and deactivated analog 
outputs are identically â and d , respectively. Therefore, the last term, 
TgExff!), c(n)](H -  L ), in (6.11), is the DAC’s nonlinear transformation that describes the 
DAC’s INL.
To properly calculate performance criteria for the DEM DAC in Figure 6 .1, the DC 
power in the DAC’s digital input, x(n), and the DC power o f DAC’s undistorted output, 
^[x(/i)-Xo]+d2®, must be equal. Therefore, this analysis assumes that Xq -  d l^ /q  
which implies that
yinT) -  T [x(n), c(n) ] -  qx(n) + T/;^ £,[x(n), c(n) ] (6 .12)
where T represents the DAC’s transformation and T re p re s e n ts  the transformation of 
the DAC’s INL, that is,
’^ iNdxin),cin)] -  T q [x (/i),c (n )l(H -L ) -  
where is the IN L fo r the DAC’s %(n)th code, that is, the DAC’s INL when
x(n) -  %(n)+XQ. Figure 6.2 and Figure 6.3 show four example DAC transformations and 
INL transformations, respectively.
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6 .1.3 Performance criteria for DEM DACs
I f  the interconnection network’s control signal, c(n), is a stochastic signal, the 
transformation Tq is a stochastic transformation which implies that T a n d  thus T , are 
stochastic transformations. Similarly, if  c{n) is a time varying, deterministic signal, the 
transformation Tq is a time varying, deterministic transformation which implies that 
T , and thus T , are time varying, deterministic transformations. As a result, stochastic
S- 32
op
digital input value
Figure 6.2. Four example six b it DAC transformations.
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DEM DAC performance criteria are calculated using probabilistic means and variances, 
and deterministic DEM DAC performance criteria are calculated using arithmetic means 
and variances. In this section, the mean o f the DAC’s INL, the variance o f the DAC’s INL, 
the DAC’s SDR, and the DAC’s SNDR are determined for a stochastic DEM DAC. These 
performance criteria can also be applied to deterministic DEM DACs by replacing the 
probabilistic means and variances w ith arithmetic means and variances, respectively.
I 
1  “ 
I
c
1.0
-2.0 u0 16
"  .
32
digital input value
48
Rgure 6.3. Four example six b it DAC integral nonlinearity transformations.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
159
To calculate the mean o f a stochastic DEM DAC’s INL, apply the expectation operator 
conditioned on the input signal, x(n) , to the DAC’s output in (6.12) that is,
-  ë -«('» )+^|T G W «),c(n)]|x(n)|(H -L). (6.13)
In (6.13), the term, qx(n) , represents the DAC’s output when all of the DAC’s code widths 
are identically q, and therefore, the second term, ^ jT g [x (n ),c (M )]|jr(n )j(H -L ), in 
(6.13) is the stochastic DEM DAC’s expected INL fo r a particular input, x(n), that is,
£{Tg[x(/i) ,c(/i)]|x(/i)} (H -L )  -  £{T,y^^[x(n),c(/i)]|x(n)}
(6.14)
-  E{^NL^^„^\xin)}
Using (6.14), a stochastic DEM DAC’s IN L variance, conditioned on x(n) can be
calculated as
-  £ {1 1vL |j^n )}-£ 2{T;,vLKn)}
-  (H -L )^£ {T G T gx(n )> (H -L )-(H -L )^E {T G |x(n )}£ {T 3 jc(n )}(H -L ). (6.15) 
-(H-L)^[£{TGTj|x(/i)>-£{TG|x(/i)}£{Tj|x(n)}](H-L)
which is also the DAC’s output variance, , conditioned on x{n) , that is,
(6-16)
Two other criteria used to measure a DAC’s performance are SDR and SNDR. To 
calculate a stochastic DEM DAC’s SDR, assume that the DAC’s analog output, y(r), is an 
impulse train weighted by y{nT) , that is,
y(0 -  2 } yinT)8 it-nT)
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where S(r) is the Dirac delta function. As a result, the DAC’s output spectrum, Y(JSl), can 
be written as
n M  -  S  y^nT)e-j^’*T -  M<7Cn »—oo
where Q represents frequency in radians per second and w represents frequency in 
radians per sample. Therefore, the DAC’s average signal plus distortion power, Py, is
£ y-^J |T (e » 7 -)|2 < /û )r
-n
Because y(nT) is a real stochastic stationary signal,
Py -  £ [>2(nD ] -  £ |£ [y 2 (n r)|jc (n )]|. (6.17)
Substituting (6.12) into (6.17),
P -  £ i £ ] g2_(2(M)+ 2g%(»)TwiCXn), c(n)]|x(n)+T^^[x(n), c(n) ]|x(n) f
ç2jc2(„)+2çjc(n)£|T,^^[jc(n),c(n)]|x(H)|+Ox,^^l^+£2{T,^^|ac(/i)}
(6.18)
Rearranging the terms in (6.18) gives
Py -  ^2E|^ %2(n)j+ 2q£jx(M)E|^ Twil^ K»)j  j + + E2|^TWL|^(»)j (6.19)
In (6.19), the first term, ^2g|^ x2(n) j , is the average power, Py ,^ o f the output o f a linear 
DAC w ith code widths q and the remaining terms represent the average power, Py^, o f the 
output’s conversion errors or distortion. Therefore, the DAC’s SDR is
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SDR -  ^
Vd
Py _____________ q ^ ^ x \n )
(6.20)
2^£|4n)£|^T;^^|x(n)j|+aT,^^+£2|^T,^^|x(n)j
To calculate a stochastic DEM DAC’s SNDR, consider an input, xin) , which can be 
written as
jc(n) -  j(n ) + w(n) (6 .21)
where s(n) is the signal component o f the DAC’s input and w(n) is an independent zero 
mean white noise component of the DAC’s input. Substituting (6.21) into (6.19), the 
DAC’s average signal plus noise plus distortion power, Py, is
l'y  (6 -22)
where
Py,
and
Py^ ^^  -  q^E[wHn) ] + q^E[s{n)w{n) ] + 2 ^ £ | x ( n ) £ j ^ T + E^j^ Twf_|x(»)j
In (6.22), the first term, , is the average power o f the output o f a linear DAC with code 
widths q and the second term, Py^^ ,^ is the average power o f the output’s noise plus 
distortion. Since w(n) is an independent, zero mean random signal, the DAC’s average 
noise plus distortion power is
P ,.., -  52EtH^(n)l+2^4«)£[T„44n)]|+o^„+E2[^T,„|^(n)j. 
Therefore the DAC’s SNDR is
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Py
S N D R - ^
y,*d
q^E^s\n) (.623)
j + 2? E L n )e [^ V i|ji(> i> ]|+ Ot,„+ £ 2 [t „ 4  J<»)]
To calculate the mean o f the INL, the variance o f the IN L, the SDR, and the SNDR fo r 
a deterministic DAC, replace the probabilistic means and variances in (6.14), (6.15), (6.20) 
and (6.23) w ith arithmetic averages and variances, respectively.
6.1.4 An analysis o f stochastic DEM flash DACs
For stochastic DEM DACs, interconnection networks are often chosen and controlled 
such that the DAC’s mean transformation represents a linear DAC, that is
E^y(nr)|oc(n)j -  qx(n) . (6.24)
which implies that the stochastic DEM DAC’s expected IN L for a particular input, x(n) , is 
zero, that is,
^ W L c ( M ) ] | X m ) j  -  E^TcEX»),c (n )]|x (» )j(H - L ) -  0 . (6.25)
For these types o f stochastic DEM DACs, the performance criteria described by (6.15),
(6.20) and (6.23), can be simplified by substituting (6.25) into these equations. 
Substituting (6.25) into (6.15),
(H -L fE {T gTS|j<b)}(H -L) . (6.26)
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which is also the DAC’s mean squared IN L for a particular jc(/t). Substituting (6.2S) into
(6.20), the DAC’s SDR can be written as
SDR -  ^
x \n )
OÎ
(6.27)
INL
and substituting (6.25) into (6.23), the DAC’s SNDR can be written as
p q^EÏs^n)
SNDR y.P (6.28)
INL
Another criterion used to measure a DAC’s performance is SFDR. Nonlinear 
deterministic DACs generate periodic distortion in the DAC’s ouq)ut, and this periodic 
distortion appears as spurs in the frequency spectrum o f the DAC’s output. Unlike 
nonlinear deterministic DACs, nonlinear stochastic DEM DACs do not generate periodic 
distortion in the DAC’s output, but instead generate stochastic distortion in the DAC’s 
output. This stochastic distortion appears as noise in the DAC’s output frequency 
spectrum. As a result, a stochastic DEM DAC’s SFDR can be estimated by estimating the 
noise floor of the power spectral density (PSD) o f the DAC’s output. Thus, if  the DAC’s 
input noise, w(n) , is an independent zero mean white stochastic signal and the DAC’s 
stochastic DEM whitens the DAC’s output distortion, the DAC’s SFDR can be estimated 
using the DAC’s SNDR.
To determine a transformation, TG(Jt(n),c(n)l, that can whiten the DAC’s output 
distortion, consider the stochastic DEM DAC’s output autocorrelation, 4»^(n, k) , where
0yy(n, k) -  £ {y [n ly [n+ ^1 > . (6.29)
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Substituting (6.12) into (6.29), the DAC’s output autocorrelation can be written as
(qs(n)+ qyv(n) + T,^^[x(n), c(n)
X  ^ 5 s ( n +k)+qw(n+k)+T /jv£. [ j c ( n + k), c(n+ k) ] j
(6.30)
where x(n) -  s(n) + w(n). Assuming that w(n) is an independent zero mean white 
stochastic signal, (6.30) can be written as
^yy(n,k) -  q^j^(n,k)+q^al8(k)
■f qE {x(n+ k)E {T /j^Jxin), c(n) ]| jc(n)}  }
+ qE{x(n)E{T /^£,[x(n+ k), c(n + k) ]|ac(n+ ^)}  } (6.31 )
+£ |T /^^[jr(n ), c(n)lT,^^[x(n+A:), c ( / i+^)]|
where 8(k) is the Kronecker delta function. I f  the interconnection network is chosen and 
controlled such that (6.25) is satisfied, (6.31) can be written as
0yy(n, k) -  k ) + q ^a l8 (k ) + £ |T n^i\x{n), c(n)] T + k), c(n +&)]j (6.32)
I f  the interconnection network also has no memory and the control signal, c(n), is an 
independent zero mean white stochastic signal, (6.32) can be written as
^yy in ,k )~ q \^(n ,k )+ q^a l8 (k )+ a \^8 (k ) . (6.33)
The result in (6.33) shows that the expected output o f a stochastic DAC is that o f a linear 
DAC plus an independent zero mean white noise that has power . Therefore,
if  the DAC’s input noise, w {n), and the control signal, c(n), are independent zero mean 
white stochastic signals, the interconnection network has no memory, and the
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interconnection network is chosen such that (6.25) is satisfied, the SFDR o f a stochastic 
DEM DAC can be estimated using the SNDR in (6.28).
6.2 A comparison o f five DEM flash DACs
Consider a six b it linear DAC that has a fu ll scale dithered sinusoidal input with a 
frequency o f 313n/2048 radians/sample. The dither sequence is a strictly white sequence 
with a triangular probability distribution function supported on {-q, q) . Figure 6.4 shows 
the power spectral density (PSD) o f the simulated linear DAC’s output. The PSD was 
obtained by averaging 40 periodograms each corresponding to 2 '^  samples o f the dithered 
sinusoid input sequence.
-20
•3 -40
-60
-80 %/5 2JI/5
frequency (radians/sample)
Rgure 6.4. Power spectral density o f the output o f a six b it linear DAC.
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6.2.1 Example One
For this example, the unit DACs in Figure 6.1 have linear gradient errors that vary 
linearly from +5% to -5% o f the LSB and uniformly distributed random errors that are 
uniformly distributed between +2% and -2% o f the LSB. Figure 6.5 shows the PSD o f the 
nonlinear DAC’s output. This PSD was also obtained by averaging 40 periodograms each 
corresponding to 2 ‘  ^ samples.
In this example, five DEM algorithms are applied to this nonlinear DAC. The first 
algorithm is a Benes network controlled by a white uniform ly distributed stochastic signal 
[23]. The Benes network is capable o f generating all 2^“ -1  unique vectors for G (/i); 
however, the Benes network contains a large number o f switches and control signals [45].
0 ,
Î ^
g  .4 0
I
I-60
-80 I r L t - j - ___  .1
tU5 2tt/5 3n/5 4n/5
frequency (radians/sample)
Figure 6.5. Power spectral density o f the output o f a six b it DAC with linear gradient 
and uniformly distributed unit DAC errors.
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The second and third DEM algorithms use a more hardware efficient interconnection 
network, called a barrel shift network, which is capable o f generating 2 ^® -2 ® + 1 o f the 
2^'-1 unique vectors for G (/i). One o f the barrel shift networks is controlled by a 
deterministic signal and the other is controlled by a white uniformly distributed stochastic 
signal. The fourth and fifth  DEM algorithms use a hardware efficient interconnection 
network, called a generalized cube network, which is capable o f generating ^^2 ^ ^ -2 j  + 1 
o f the 2^®-l unique vectors for Gin). The generalized cube network has several 
equivalent circuit implementations o f varying complexity as w ill be shown later. One o f 
the generalized cube networks is controlled by a white uniformly distributed stochastic 
signal and the other is controlled by a colored uniformly distributed stochastic signal.
For the first DEM algorithm which is a Benes network controlled by a white uniformly 
distributed random signal, it can be shown that
E { T c | X " ) } - ^ l  (6.34)
and
, (6.35)
where I 2H is the 2®x2® ones matrix and Ijb  is the 2®x2® identity matrix [23].
Substituting (6.9), (6.10), and (6.34) into (6.14),
^ |T 6 |X » )|(H -L ) .  3 ^ r ( H - L )  -  0 , (6.36)
and thus the DACs’ average transformation can be described by (6.25). Substituting (6.35) 
into (6.26), the variance o f this DEM DAC’s IN L is 0.122. Substituting (6.35) into (6.27),
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this DEM DAC’s SDR is 41.9 dB. Assuming the DAC’s input, jc(n), has the form, 
s(n) + w(n) , where sin) is the unquantized sinusoidal input without dither and w(/j) is the 
signal that includes quantization and dither noise, the stochastic Benes DEM DAC’s 
SNDR is calculated to be 31.7 dB using (6.28). This DEM DAC was simulated using 
40x2^^ samples and its experimental IN L variance, SDR and SNDR were 0.121,41.9 dB 
and 31.7 dB, respectively. Figure 6.6 shows the experimental PSD o f the output o f the 
nonlinear DAC using this stochastic Benes DEM algorithm.
The second DEM algorithm is a R b it barrel shift network controlled by the output o f 
a B bit binary counter. This deterministic DEM algorithm is the clocked level averaging 
(CLA) algorithm described in [6] and [46]. The third DEM algorithm applied to the
0 ,
OQ■o
-20
I
I
L
-80 I IJC/5 2n/5 3rt/5 4tc/5
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Hgure 6 .6 . Power spectral density o f the output o f a six b it DEM DAC using a 
stochastic Benes network controlled by a white uniform ly distributed stochastic control 
signal.
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nonlinear DAC is a R bit barrel shift network controlled by a white uniform ly distributed 
stochastic signal. For both algorithms, it can be shown that the expected transformation of 
Tq conditioned on x(n) is given by (6.34), and thus the DACs’ average transformation 
can be described by (6.25). Furthermore, it can be shown that the columns of 
£{TQTQ|x(n)> are 2* point circular convolutions o f the modified thermometer code, 
t{n) , that is. the element in the rth  row and cth column o f £{TgTQjx(n)} is
2 « - l
(6.37)
/-o
where f,- is the t th bit o f the thermometer code, t(n) , corresponding to input x(n) . Using
(6.15), the variances of the CLA DEM DAC’s transformation and the stochastic barrel
OQ"O
c/3
I
I
I
Jt/5 2it/5 3it/5 471/5
frequency (radians/sample)
Rgure 6.7. Power spectral density o f the output o f a six b it DEM DAC using a 
deterministic clocked level averaging algorithm.
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shift network DEM DAC’s transformation are 1.182 and 1.182, respectively. Using (6.20) 
and (6.23), the SDR and SNDR o f the CLA DEM DAC are 32.0 dB and 29.0 dB, 
respectively. Because the stochastic barrel shift DEM DAC has the same INL mean and 
INL variance as the CLA DEM DAC, the SDR and the SNDR o f the stochastic barrel shift 
network DEM DAC are also 32.0 dB and 29.0 dB, respectively. The CLA DEM DAC was 
simulated using 40x2'^ samples and its experimental INL variance, SDR and SNDR 
were 1.182, 32.0 dB and 29.0 dB, respectively. The stochastic barrel shift network DEM 
DAC was also simulated using the same 40x2^^ samples and the experimental INL 
variance, SDR and SNDR were 1.183,32.0 dB and 29.0 dB, respectively. The PSD o f the
C/i
-60
-80 i 2K/5 37C/5
frequency (radians/sample)
71/5
Figure 6 .8 . Power spectral density o f the output o f a six bit DEM DAC using a 
stochastic barrel shift network controlled by a white uniformly distributed stochastic 
control signal.
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output o f the nonlinear DAC using the CLA DEM algorithm and the stochastic barrel shift 
network DEM algorithm are shown in Figure 6.7 and Figure 6 .8 , respectively.
The fourth DEM algorithm is a B bit generalized cube network controlled by a white 
uniform ly distributed stochastic signal, and the fifth  DEM algorithm is a B bit generalized 
cube network controlled by an colored uniformly distributed stochastic signal. For both 
algorithms, it can be shown that the expected transformation o f Tg conditioned on x(n) is 
given by (6.34), and thus the DACs’ average transformation can be described by (6.25). 
Using (6.26), the variances o f the generalized cube network DEM DAC’s transformation 
controlled by white and colored stochastic signals are 2.348 and 2.348, respectively. Using
-20 K00•o
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1  -40h
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Figure 6.9. Power spectral density o f the output o f a six b it DEM DAC using a 
stochastic generalized cube network controlled by a white uniform ly distributed 
stochastic control signal.
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(6.27) and (6.28), the SDR and SNDR o f the generalized cube network DEM DAC w ith a 
white control signal are 29.0 dB and 27.3 dB, respectively. Because the generalized cube 
network DEM DAC controlled by a white stochastic signal has the same INL mean and 
INL variance as the generalized cube network DEM DAC controlled by a colored 
uniformly distributed stochastic signal, the SDR and the SNDR o f the generalized cube 
network DEM DAC controlled by a colored uniformly distributed control signal are also 
29.0 dB and 27.3 dB, respectively. The generalized cube network DEM DAC controlled by 
a white uniformly distributed stochastic signal was simulated using 40x2'^ samples and 
its experimental IN L variance, SDR and SNDR were 2.350, 29.0 dB and 27.3 dB,
-20 r
I
SI
I-60 ^
-80 n/5 1tU5 ZtüS
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Figure 6.10. Power spectral density of the output o f a six b it DEM DAC using a 
stochastic generalized cube network controlled by a colored uniformly distributed 
stochastic control signal.
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respectively. The generalized cube network DEM DAC controlled by a colored uniformly 
distributed stochastic signal was also simulated using the same 40 x2 ‘^ samples and its 
experimental INL variance, SDR and SNDR were 2.349, 29.0 dB and 27.3 dB, 
respectively. The PSD o f the output o f the nonlinear DAC using the generalized cube 
network with white and colored control signals are shown in Figure 6.9 and Figure 6.10, 
respectively. The PSD o f the output distortion o f the nonlinear DAC using the generalized 
cube network with a colored control signal is shown in Figure 6.11.
This example’s results are summarized in Table 6.1 and Table 6.2.
-20OQ•o
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-40
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-80 27C/5
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Figure 6.11. Power spectral density o f a six b it DEM DAC’s distortion output The 
DEM DAC uses a stochastic generalized cube network controlled by a colored uniformly 
distributed stochastic control signal.
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Table 6.1. Comparison o f Example One’s SDR
DEM technique Derived SDR Simulated SDR
Stochastic Benes network 41.9 dB 41.9dB
Clocked level averaging 32.0 dB 32.0 dB
Stochastic barrel shifting 32.0 dB 32.0 dB
Stochastic GCN (white) 29.0 dB 29.0 dB
Stochastic GCN (colored) 29.0 dB 29.0 dB
6.2.2 Example Two
For this example, the unit DACs in Figure 6.1 have random errors that are normally 
distributed between +7% and -7% o f the LSB. Figure 6.5 shows the PSD o f the nonlinear
CQ
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Figure 6.12. Power spectral density o f the output o f a six b it DAC w ith normally 
distributed unit DAC errors.
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Table 6.2. Comparison o f Example One’s SNDR
DEM technique Derived SNDR Simulated SNDR
Stochastic Benes network 31.7dB 31.7 dB
Clocked level averaging 29.0 dB 29.0 dB
Stochastic barrel shifting 29.0 dB 29.0 dB
Stochastic GCN (white) 27.3 dB 27.3 dB
Stochastic GCN (colored) 27.3 dB 27.3 dB
DAC’s output. This PSD was also obtained by averaging 40 periodograms each 
corresponding to 2 '^  samples.
In this example, the Rve DEM algorithms in Section 6.2.1 are applied to this nonlinear 
DAC. For the first DEM algorithm which is a Benes network controlled by a white
-2 0 ^
-o
"U
2  -40
-80 n/5 27C/5 3n/5
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471/5
Figure 6.13. Power spectral density o f the output o f a six b it DEM DAC using a 
stochastic Benes network controlled by a white uniformly distributed stochastic control 
signal.
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uniformly distributed random signal, and the DACs’ average transformation can be 
described by (6.25). Substituting (6.35) into (6.26), the variance o f this DEM DAC’s INL 
is 0.327. Substituting (6.35) into (6.27), this DEM DAC’s SDR is 37.6 dB. Assuming the 
DAC’s input, x(n) , has the form, s(n) + w(n) , where s(n) is the unquantized sinusoidal 
input without dither and w(n) is the signal that includes quantization and dither noise, the 
stochastic Benes DEM DAC’s SNDR is calculated to be 31.9 dB using (6.28). This DEM 
DAC was simulated using 40x2'^ samples and its experimental IN L variance, SDR and 
SNDR were 0.327,37.5 dB and 31.9 dB, respectively. Figure 6.6 shows the experimental 
PSD of the output o f the nonlinear DAC using this stochastic Benes DEM algorithm.
The second DEM algorithm is a B bit barrel shift network controlled by the output o f 
a B bit binary counter. This deterministic DEM algorithm is the clocked level averaging 
(CLA) algorithm described in [6 ] and [46]. The third DEM algorithm applied to the 
nonlinear DAC is a B bit barrel shift network controlled by a white uniform ly distributed 
stochastic signal. For both algorithms, the expected transformation o f Tq conditioned on 
jc(n) is given by (6.34), and thus the DACs’ average transformation can be described by
(6.25). Furthermore, the element in the rth  row and cth column o f E{T(;TQ|x(M)} is 
given by (6.37). Using (6.15), the variances o f the CLA DEM DAC’s transformation and 
the stochastic barrel shift network DEM DAC’s transformation are 0.241 and 0.241, 
respectively. Using (6.20) and (6.23), the SDR and SNDR o f the CLA DEM DAC are 38.9 
dB and 32.2 dB, respectively. Because the stochastic barrel shift DEM DAC has the same 
INL mean and INL variance as the CLA DEM DAC, the SDR and the SNDR o f the 
stochastic barrel shift network DEM DAC are also 38.9 dB and 32.2 dB, respectively. The 
CLA DEM DAC was simulated using 40x2‘  ^ samples and its experimental INL
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variance, SDR and SNDR were 0.241, 38.9 dB and 32.2 dB, respectively. The stochastic 
barrel shift network DEM DAC was also simulated using the same 40x2'^ samples and 
the experimental INL variance, SDR and SNDR were 0.240, 38.9 dB and 32.2 dB, 
respectively. The PSD o f the output o f the nonlinear DAC using the CLA DEM algorithm 
and the stochastic barrel shift network DEM algorithm are shown in Figure 6.7 and 
Figure 6 .8 . respectively.
The fourth DEM algorithm is a R b it generalized cube network controlled by a white 
uniformly distributed stochastic signal, and the fifth  DEM algorithms is a R bit 
generalized cube network controlled by an colored uniformly distributed stochastic signal.
0 1--------T— I-------------- 1-------------- 1 1-------------- 1 I " ■ ~~\---------------r
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Rgure 6.14. Power spectral density o f the output o f a six b it DEM DAC using a 
deterministic clocked level averaging algorithm.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
178
For both algorithms, it  can be shown that the expected transformation o f Tq conditioned 
on x{n) is given by (6.34), and thus the DACs* average transformation can be described by
(6.25). Using (6.26), the variances o f the generalized cube network DEM DAC’s 
transformation controlled by white and colored stochastic signals are 0.184 and 0.184, 
respectively. Using (6.27) and (6.28), the SDR and SNDR o f the generalized cube network 
DEM DAC with a white control signal are 40.0 dB and 32 J  dB, respectively. Because the 
generalized cube network DEM DAC controlled by a white stochastic signal has the same 
IN L mean and INL variance as the generalized cube network DEM DAC controlled by a 
colored uniformly distributed stochastic signal, the SDR and the SNDR o f the generalized
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Figure 6.15. Power spectral density o f the output o f a six b it DEM DAC using a 
stochastic barrel shift network controlled by a white uniformly distributed stochastic 
control signal.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
179
cube network DEM DAC controlled by a colored uniform ly distributed control signal are 
also 40.0 dB and 32.5 dB, respectively. The generalized cube network DEM DAC 
controlled by a white uniform ly distributed stochastic signal was simulated using 40 x 2 
samples and its experimental IN L variance, SDR and SNDR were 0.184,40.0 dB and 32.5 
dB, respectively. The generalized cube network DEM DAC controlled by a colored 
uniformly distributed stochastic signal was also simulated using the same 40x2'^ 
samples and its experimental INL variance, SDR and SNDR were 0.184,40.0 dB and 32.5 
dB, respectively. The PSD o f the output o f the nonlinear DAC using the generalized cube 
network with white and colored control signals are shown in Figure 6.9 and Figure 6.10,
ü  -40k
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Figure 6.16. Power spectral density o f the output o f a six b it DEM DAC using a 
stochastic generalized cube network controlled by a white uniformly distributed 
stochastic control signal.
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respectively. The PSD of the output distortion of the nonlinear DAC using the generalized 
cube network with a colored control signal is shown in Hgure 6.18.
This example’s results are summarized in Table 6.3 and Table 6.4.
6.3 Summary
In this chapter, the DEM DAC architecture in Figure 6.1 is analyzed and described by 
the transformation in (6.12). Using (6.12), expressions for the DAC’s mean INL, the 
variance o f the DAC’s INL, the DAC’s SDR, and the DAC’s SNDR were developed and 
are described by (6.14), (6.15), (6.20) and (6.23), respectively. The expressions in (6.15),
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Figure 6.17. Power spectral density o f the output o f a six b it DEM DAC using a 
stochastic generalized cube network controlled by a colored uniformly distributed 
stochastic control signal.
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Table 6.3. Comparison o f Example Two’s SDR
DEM technique Derived SDR Simulated SDR
Stochastic Benes network 37.6 dB 37.6 dB
Clocked level averaging 38.9 dB 38.9 dB
Stochastic barrel shifting 38.9 dB 38.9 dB
Stochastic GCN (white) 40.0 dB 40.0 dB
Stochastic GCN (colored) 40.0 dB 40.0 dB
(6.20) and (6.23) were further simplified in (6.26), (6.27) and (6.28) for DAC’s that have 
zero mean INL. Using these criteria, one deterministic DEM DAC and four stochastic
-20QQ
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Hgure 6.18. Power spectral density o f a six b it DEM DAC’s distortion output. The 
DEM DAC uses a stochastic generalized cube network controlled by a colored uniform ly 
distributed stochastic control signal.
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Table 6.4. Comparison o f Example Two’s SNDR
DEM technique Derived SNDR Simulated SNDR
Stochastic Benes network 31.9 dB 31.9 dB
Clocked level averaging 32.2 dB 32.2 dB
Stochastic barrel shifting 32.2 dB 32.2 dB
Stochastic GCN (white) 32.5 dB 32.5 dB
Stochastic GCN (colored) 32.5 dB 32.5 dB
DEM DACs were analyzed, and the theoretical results are compared to experimental 
simulated results.
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CHAPTER?
DYNAMIC ELEMENT MATCHING NETWORK TOPOLOGIES 
FOR DIGITAL TO ANALOG CONVERTERS 
Many DEM algorithms for DACs rearrange mismatched circuit elements by reordering 
the bits o f the digital inputs to the mismatched elements. These digital DEM algorithms 
often use complex interconnection network to virtually permute the mismatched 
components [6 ], [10], [15], [23], [34], [36], [64], [70], [71], [73], [79]. Several DEM DAC 
circuits in the literature are analyzed and shown to be well understood interconnection 
networks. Furthermore, several DEM specific, hardware efficient interconnection 
networks are derived from these standard interconnection networks. Finally, CMOS 
Implementations o f these hardware efficient networks are presented.
7.1 Interconnection networks
Interconnection networks, also referred to as circuit switching networks, are circuits 
that establish a connection between inputs and outputs through either a direct electrical 
connection or a logical path via logic gates.
Early interconnection networks were used for telephony applications and used direct 
electrical connections controlled by electromechanical relays. Today’s interconnection 
networks typically utilize solid state switches or logic gates. Although logic gate 
interconnection networks do not have a direct electrical connection between their inputs
183
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and outputs, the analogy is maintained by the logical data path. Much interconnection 
network research currently focuses on their application for computer networks and 
component interconnections in parallel processing applications [9], [39], [49], [SO].
Because interconnection networks are often based on graphs and analyzed by graph 
theory, several fundamental graph theory terms are reviewed in this chapter.
7.1.1 Node
A node is a point at which two or more elements have a common connection.
A node is sometimes called a vertex. Graphically, nodes are represented by small 
circles as shown in Figure 7.1.
7.1.2 Edge
An edge is a path between two nodes in a graph.
An edge is also referred to as a link, an arc, or a branch. Graphically, edges are 
represented by the line segments as shown in Figure 7.1.
Figure 7.1. An example o f a g r^h . Circles represent nodes and are labelled a,, ...,n^. 
The line segments represent edges and are labelled ...,£ 5 .
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
185
7.1.3 Graph
A graph is mathematical structure that describes a set o f elements and the connections 
between them.
A graph is completely characterized by two sets, a node set N  and an edge set E . 
Figure 7.1 shows a graph where N  -  {n^,n2,n2,n4,n^,n^} and E -  {£ ,,£2.«3.«4>«5} •
7.1.4 Interchange switch
An interchange switch is a two input, two output switching cell that has two legitimate 
states, straight* and exchange .^
Figure 7.2(a) shows the block diagram o f the interchange switch. Figure 7.2(b) shows 
the interchange switch in the straight setting, which means the upper input is connected to 
the upper output and the lower input is connected to the lower output. Figure 7.2(c) shows 
the interchange switch in the exchange setting, which means the upper input is connected 
to the lower output and the lower input to the upper output. The control signal required to 
select the straight and exchange settings are traditionally logical zero and logical one.
(a)
C“ 0
(b)
c *  1 
(C)
Rgure 7.2. Two input, two output interchange switch (a) block diagram, (b) straight 
setting, and (c) exchange setting.
* The straight setting is also called pass-through. 
^ The exchange setting is also called swap.
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respectively. The meaning o f the interchange switch’s control signal states can be reversed 
where the control signal required to select the straight and exchange settings are logical 
one and logical zero, respectively. One meaning can be assumed without a loss of 
generality. I f  the meanings are reversed, identical results are obtained and the theory s till 
holds. In this dissertation, the interchange switch’s operation is defined as shown in 
Figure 7.2.
7.1.5 Relationship between graphs and intercoimection networks
An interconnection network can be derived from a graph by applying rules which 
assign specific circuit elements to edges and nodes.
An interconnection network is a circuit topology based a graph. A graph can be the 
basis for several different interconnection networks depending on the rules which assign 
circu it elements to edges and nodes. For example. Figure 7.3(a) shows a graph w ith eight 
nodes and eight edges. Figure 7.3(b) shows an interconnection network constructed when 
the graph edges in Figure 7.3(a) are replaced with interchange switches. In Figure 7.3(a), 
node 0 connects to node 4 via a horizontal edge and node 6  via a diagonal edge. Node 2 
connects to node 4 via a diagonal edge and node 6  via a horizontal edge. These four edges 
are replaced by the upper interchange switch in Figure 7.3(b). Similarly, the edges 
between nodes 1, 3, 5, and 7 are replaced with the lower interchange switch in 
Figure 7.3(b). The interchange switches implement the horizontal edge connectivity when 
set to the straight setting and the diagonal edge connectivity when set to the exchange 
setting. Figure 7.3(c) shows an interconnection networic constructed when the nodes in
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Figure 7.3(a) are replaced with interchange switches. Both interconnection networks in 
Figure 7.3(b) and Figure 7.3(c) are based on the graph in Figure 7.3(a).
(a)
Is
(b)
I
iS
I
8
(C )
Hgure 7.3. Example graph and corresponding interconnection networks, (a) Four input 
graph, (b) Interconnection network generated by replacing edges with interchange 
switches, (c) hiterconnection network generated by replacing nodes with interchange 
switches.
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7,1.6 Full access netwoik
An interconnection network is fu ll access if  the network can make a coimection 
between any input and any output.
Figure 7.4 shows a fu ll access network. For example, input 7 on the le ft can be 
connected to outputs 0 and 1 by setting the interchange switches DFI to 111 and 110, 
respectively. Input 7 can be connected to outputs 2 or 3 when the interchange switches 
DFJ to 101 and 100, respectively. Input 7 can be connected to outputs 4 or 5 when the 
interchange switches DHK to O il and 010, respectively. Input 7 can be connected to 
outputs 6  and 7 when the interchange switches DHL to 001 and 000, respectively. 
Connections from the other inputs to all outputs can be made similarly.
A E 1
B F J
C G K
X
D H L
<D
— ®
- ©
■O
■O
-------@
Rgure 7.4. An example interconnection netwoik. The interchange switches have been 
labelled and their control signals have been omitted for compactness.
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7.1.7 Partitionability
An interconnection network is said to be partitionable i f  it  can be divided into 
independent subnetworks, possibly o f different sizes.
A partitionable network can be characterized by any lim itation on the way in which it 
can be subdivided [66 ]. For example, the interconnection network in Figure 7.4 can be 
partitioned in many different ways. The interconnection network in Figure 7.4 can be 
divided into two subnetworks using interchange switches ABEFU and CDGHKL, 
respectively. The interconnection network in Figure 7.4 can also be divided into three 
subnetworks using interchange switches ABCD, EFGH, and UKL, respectively.
7.1.8 Recursion
An interconnection network is recursive if  it contains two identical independent 
subnetworks o f the same type as the larger network.
Each subnetwork must have all o f the interconnection capabilities o f a network o f its 
type. Recursion is a more restrictive form o f network partitioning. In other words, 
recursive networks are always partitionable, but partitionable networks are not necessarily 
recursive. Many switching networks based on the interchange switch are recursive. For 
example, the interconnection network in Figure 7.4 is recursive. The two smaller networks 
using interchange switches EFU and GHKL, respectively, have the same form as the 
complete interconnection network in Figure 7.4. The interchange switches ABCD direct 
the interconnection inputs to the upper or lower smaller networks.
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7.1.9 Permutations
A permutation is a bijection^ that is from one set onto the same set.
For example, one permutation o f the ordered list {0,1,2,3,4,5,6,7} is 
{0 ,3 ,2 ,5 ,1,6 ,4 ,7 }. I f  the input to the interconnection in Figure 7.4 is {0 ,1,2 ,3 ,4 ,5 ,6 ,7}, 
the permutation, {0,3,2,5,1,6,4,7}, can be achieved at the output o f the interconnection 
network by setting the interchange switches A, C, D, E, H, I, J, and L to straight and the 
interchange switches B, F, G, and K to exchange.
7.1.10 Combinatorial power
A switching network’s combinatorial power is defined as the number o f permutations 
the network can perform divided by the total number o f possible permutations.
For example, a network which can perform all possible permutations has a 
combinatorial power of one. I f  a particular switching network with eight inputs and eight 
outputs can only perform circular shifts o f its inputs, the networks combinatorial power is 
8/(8!)-0.00019841.
7.2 Interconnection networks classes
By classifying intercoimection networks according to their ability to connect inputs to 
outputs, interconnection networks can be divided into three classes, nonblocking, 
rearrangeable and blocking.
A bijection is a one-to-one and onto mapping.
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7.2.1 Nonblocking networks
A network is said to be nonblocking if  any input can be connected to any output 
without interference from the existing connections. A network is said to be strictly 
nonblocking if  any free input can be connected to any free output without interference 
from the existing connections. I f  any input can be connected to any output without 
interference from the existing connections provided that the connections have been 
allocated due to a network specific algorithm, then the network is said to be wide sense 
nonblocking.
7.2.1.1 Crossbar network
Crossbar based networks were developed for early telephone switching applications. 
Although the physical crossbar switches are no longer used, the term is commonly applied 
to networks of this form. The square crossbar network is a strictly nonblocking network. 
The crossbar network consists o f controllable switches arranged in an N xN  array. 
The square crossbar network grows impractically large for large values o f N. Figure 7.5 
shows an eight signal crossbar graph. Replacing each edge in Figure 7.5 with a switch 
generates the eight signal crossbar network in Figure 7.6. As illustrated in Figure 7.6, the 
crossbar network can connect any input to any output, regardless o f the existing 
connections. The control o f input/output connections is straightforward. For example, 
setting a ll third row switches to close the horizontal path except for the switch in the sixth 
column, which is set to the vertical path, w ill connect the third input to the sixth output.
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Figure 7.5. Eight input crossbar graph.
CD © @ © ® ® 0
outputs
Figure 7.6. Eight input crossbar network. The switches’ control signals have been 
omitted for compactness.
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7.2.1.2 Benes network
The Benes network is a recursive, fu ll access interconnection network, and has an 
algorithm for allocating paths in the network [8]. Therefore, the Benes networic is wide 
sense nonblocking. The r  b it Benes graph has 2'' rows, 2 r stages, 2 r+ l levels, and 
2 ''(2 r+ 1 ) nodes. For example. Figure 7.7 shows the three b it Benes graph which has eight 
rows, six stages, seven levels, and 56 nodes.
TWo pairs o f nodes in the Benes graph which are connected by both horizontal and 
diagonal edges form a partition. By replacing these partitions w ith an interchange switch, 
an interconnection network based on the Benes graph can be constructed^. The small 
number above each diagonal edge in Figure 7.7 shows the location o f interchange switches 
in the three bit Benes network in Figure 7.8. For example, consider the four nodes in the
stage S stage 4 stage 3 stage 2 stage 1 stage 0
Figure 7.7. Three b it Benes graph. The number represent the location o f interchange 
switches.
*  Another network can be constructed by placing an interchange box at each node [70]. 
The resulting network w ill have twice as many inputs and outputs as the Benes network 
used in this dissertation.
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fourth and sixth rows at levels one and two. The coimectivity between these four nodes can 
be implemented w ith the interchange switch labelled 19 in Figure 7.8.
The r  bit Benes network contains r2*’ interchange switches. The three b it Benes 
network in Figure 7.8 contains 24 interchange switches, four in each stage. Furthermore, 
the Benes network in Figure 7.8 contains two four input Benes networks. The upper four 
input Benes network is constructed with interchange switches 5, 6 , 9, 10, 13, 14, 17, and 
18. The lower four input Benes network is constructed with interchange switches 7,8, 11, 
12, 15,16, 19, and 20.
1
0 0
5
0 0 
0 1
9
Ü Ü 
1 1
13
0 0 
1 0
17
0 0 
'y A 21
1 W 1 J U
— I
1 1 
2 2
2 4
2 6 10 14 18 y 22
^  A 3 3 3 3 3 3 3
i I m . 4 4 ----- 4 4 4 4 l l / U
3
6 A 6
7
A <
I I
« c
IS
f  A 19 A 23
3 J  \_5
0 J J J 
6 6 ---- p Q
fl
s j  \3_
4
7 7
8
7 7
12
7 7
16
7 7
20
7 7
24
stage 5 stage 4 stage 3 stage 2 stage 1 stage 0
Rgure 7.8. An eight input Benes networic. The network is redrawn to explicitly show 
the connections between the interchange switches which are numbered to demonstrate the 
relationship with Hgure 7.7. The interchange switches’ control signals have been omitted 
for compactness.
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7.2.1.3 Other nonblocking networks
Other known nonblocking networks include Clos’ network [17] and Cantor’s network 
[12]. These networks have potential use in digital DEM algorithms for DACs. The details 
o f which are not discussed in this dissertation and remain an open area o f research.
7.2.2 Rearrangeable networks
A network is said to be rearrangeable if  any input can be connected to any output, even 
though some existing connections might require rerouting.
For example, the Waksman network is a recursive, rearrangeable network that is 
related to the Benes networic in structure [75]. Like the Benes network, the Waksman 
network has 2'*, where r  is an integer, inputs and an identical number o f outputs. The 
Waksman network is a Benes network where unnecessary interchange switches are
X
Figure 7.9. An eight input Waksman permutation networic. The interchange switches’ 
control signals have been omitted forcompacmess.
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omitted. The omitted interchange switches are not needed to obtain a ll possible 
permutations. The omission o f switches results in the Waksman network being 
rearrangeable and not wide sense nonblocking like the Benes network. The r  b it Waksman 
network has a maximum of 2 r - l levels o f switches. The number of interchange switches 
from input to output is not constant and is path dependent Figure 7.9 shows an eight input 
Waksman network. Waksman’s network has not been used in digital DEM algorithms for 
DACs. The details o f using Waksman’s network for digital DEM algorithms remain an 
open area o f research.
7.2.3 Blocking networks
A network is said to be blocking if  there exists a connection set that prevents some 
additional desired connections from being established between unused inputs and outputs.
In general, nonblocking and rearrangeable networks are large and require complex 
control algorithms. Blocking networks require much less hardware and have much simpler 
control algorithms compared to nonblocking and rearrangeable networks. Most blocking 
networks have only a single connection path between any pair o f inputs and outputs and 
are fu ll access networks with combinatorial power much less than one [6 6 ]. Although, 
many different blocking networks exist, only the indirect binary cube, generalized cube 
and barrel shift networks have been used for digital DEM algorithms in DACs.
7.2.3.1 Indirect binary cube network
The indirect binary cube network (IBCN) is a fu ll access network that is based on the 
butterfly graph and the computation o f the fast Fourier transform [45]. An r  stage butterfly
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graph has 2'' rows, 2'’(r + 1) nodes and edges. Each node in the butterfly graph can 
be addressed with the ordered pair, where w denotes the node’s row and i  for 
0< /< r is the node’s level. Two nodes, (w,i) and (w',P) , in an r  stage butterfly graph are 
linked by an edge if  and only if
1. r - i - 1 ,  
and
2 . w -  w' or tv and tv' d iffer in the i  th bit when tv and tv' are interpreted as r  b it binary 
numbers.
For example. Figure 7.10 shows a three stage butterfly graph that has 8 rows, 32 nodes, 
and 48 edges. Node (5,3) in the three b it butterfly graph connects to node (5,2) since 
r - / + l and tv -tv '. Node (5,3) also connects to node (4,2) because 5 - ( 101)2 
4 -  ( 100)2 d ifk r in the third b it and f  -  i+ 1.
Figure 7.10. Three stage butterfly graph. The numbers represent the location o f 
interchange switches.
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Two pairs o f nodes in the butterfly graph which are connected by both horizontal and 
diagonal edges form a partition. By replacing these partitions w ith an interchange switch, 
an interconnection network based on the butterfly graph can be constructed using 
interchange switches^. The small number above the diagonal edges in Figure 7.10 shows 
the location o f the interchange switches fo r the three bit case. For example, Hgure 7.11 
shows the interconnection network, called the indirect binary cube network, based on the 
butterfly graph in Figure 7.10. This interconnection network requires twelve interchange 
switches, four in each stage. The IBCN is recursive [57]. In illustration, the three stage 
IBCN in Figure 7.11 contains two smaller IBCNs. The upper two bit IBCN is constructed
I 5 9
2
X
6 10
3
X
7 II
4 8 12
stage 0 stage 1 stage 2
Figure 7.11. A three stage IBCN. The network is redrawn to explicitly show the 
connections between the interchange switches which are numbered to demonstrate the 
relationship with Hgure 7.10. The interchange switches’ control signals have been 
omitted forcompacmess.
^ The butterfly graph is the basis fo r another interconnection network constructed by 
placing an interchange box at each node. This network, called the SW-Banyan network, 
has twice as many inputs and outputs as the IBCN [9], [24].
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with interchange switches 1, 2, 5, and 6 ; the lower two bit IBCN is constructed with 
interchange switches 3, 4 ,7 , and 8.
An interchange switch in stage i , for 0 < t < i? -1 is connected to two input edges, if  
and only i f  the edge labels differ in precisely the i  th b it position. Furthermore, if  the 
interchange switch is set to exchange, the edge labels’ t th b it w ill be complemented. Thus, 
if  an input a-a^_,a^_2 ...a iûo is to be routed to an output b•b^_^b^_2...b^bQ, then the 
interchange switches should be set to straight setting for the stages given by a®b,  
where 0  is the binary exclusive-or operator. The product, a®b,  gives the b it positions 
where the input, a , and the output, b , d iffe r in their respective labels. The positions in 
which bits should be complemented gives the stage o f the IBCN which is to perform the 
complementation. For example, consider connecting the input with label 1 to the output 
with label 2 in the three stage IBCN in Figure 7.11. To connect input 1 -  (001)2  output 
2 - ( 0 1 0 )2 , * 0  stages to set to exchange are given by the exclusive-or operation on the
3 3 3 _ 3
1 7
© ■
\  ^ 5 5 l i)
4 7 5 A  5 5
)
O
Stage 0 stage 1 stage 2
Figure 7.12. Example o f a permutation in a three b it IBCN.
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input and output labels, e.g. 10 2  -  (001 )2 0 (O1O)2 -  (011 )2 . Therefore, the interchange 
switches in the stages zero and one are set to exchange, while the interchange switches in 
the stage two are set to the straight.
The IBCN is blocking. For example, if  input 1 is connected to output 2 as shown in 
Figure 7.11, then input 0 cannot be connected to the outputs 0, 4 or 6  because the stage 
zero interchange switches are set to exchange. Furthermore, since the network connects 
input 1 to output 2 , all interchange switches in stages zero and one are set to exchange and 
all interchange switches in stage two are set to straight. Therefore a ll connections are 
established such that the input pattern 01234567 is mapped to 32107654.
7.2.3.2 Generalized cube network
The generalized cube network (GCN), also called the multistage cube network [66 ], is 
a fu ll access, blocking network based on the structure o f the hypercube. The generalized 
cube graph is a reversed butterfly graph. As a result, the GCN and the IBCN are closely 
related. An r  stage generalized cube graph has V  rows, 2%r+1 ) nodes and r l ’’* ' edges. 
Each node in the generalized cube graph can be addressed with the ordered pair, (w ,/), 
where w denotes the node’s row and i , for 0 < /< r, is the node’s level. Two nodes, (w ,i) 
and (w ',r), in an r  stage generalized cube graph are linked by an edge if  and only if
1. r - / - l ,  
and
2 . H '»w ' or w and w' differ in the r - f  th b it when w and w' are interpreted as r  b it 
binary numbers.
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For example, consider the three stage generalized cube graph in Figure 7.13. Node (5,3) 
is connected to node (5,2) since I’ - i - l  and w -  w '. Also, node (5,3) in the generalized 
cube graph is connected to node ( 1,2 ) because w - 5 - ( 101)2 and w ' -  1 - ( 001)2  d iffer 
in the first b it and T -  i - 1 .
In the generalized cube graph, two pairs o f nodes which are connected by both 
horizontal and diagonal edges form a partition. By replacing these partitions w ith an 
interchange switch, an interconnection network based on the generalized cube graph can 
be constructed using r2 '’" ‘ interchange switches®. A 2'' input GCN requires r  
independent control signals and contains r  stages, each o f which have 2 '’~ ' interchange 
switches. Because each switch in the GCN has two different states, the network can
(5,2)
Figure 7.13. Three stage generalized cube graph. The numbers represent the location o f 
interchange switches.
® Like the Benes and butterfly graphs, the generalized cube graph is the basis for another 
interconnection netwoik constructed by placing an interchange box at each node. This 
networic has twice as many inputs and outputs as the GCN.
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generate T  different permutations o f the input signals. The number of realizable 
permutations can be increased to 2 ''^ " ',  if  all o f the binary switches are operated 
independently. Each permutation is guaranteed to be unique because the network is a fu ll 
access network. For example. Figure 7,14 shows a three stage GCN. The network in 
Figure 7.13 can be constructed with twelve interchange switches, four in each stage. The 
small number above each cross edge enumerates the interchange switches used in the 
construction o f a GCN. The three b it generalized cube graph in Figure 7.13 is redrawn to 
explicitly show the interchange switches and their connections in Figure 7.14. The GCN is 
a recursive network because one r  stage network contains two ( r - 1 ) stage GCNs as 
subgraphs as shown in Figure 7.15.
9
0 0 
4 2
5
0 0 
2 I
h d
I
10
5 A  3
6
3 3
2
11
l A  A ^
•J
4 4
6 A  ®
3 J  \_5
6 5
b d
12
7 7
8
7 7
4
Stage i> stage 1 stage 0
<D
s-
■<3 ) 8
■O
Figure 7.14. A three stage GCN. The network is redrawn to explicitly show the 
connections between the interchange switches which are numbered to demonstrate the 
relationship with Figure 7.13. The interchange switches’ control signals have been 
omitted for compactness.
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An interchange switch in stage i for 0 < i < B - 1 is connected to two input edges, if  
and only if  the edge labels differ in precisely the i  th bit position. Furthermore, i f  the 
interchange switch is set to exchange, the edge labels’ / th bit is complemented. Thus, i f  an 
input is to be routed to an output then the
interchange switches should be set to straight setting for the stages given by a®b,  
where ® is the binary exclusive-or operator. The product, a®b,  gives the bit positions 
where the input, a , and the output, b , differ in their respective labels. The bit positions 
which are complemented indicate the stage o f the GCN which performs the 
complementation. In illustration, consider connecting the input with label 7 to the output 
with label 2 in the three stage GCN shown in Figure 7.14. To connect input 7 - (1 1 1)2 to 
output 2 -  (0 1 0 )2 , the stages to set to exchange are given by the exclusive-or operation on 
the input and output labels, e.g. 782 -  (111)2® (0 1 0 )2 - ( 101)2 . Therefore, the 
interchange switches in the 0 th and 2nd stage are set to exchange, while the interchange
Cl
r  bit 
GCN
rb it
GCN
I
Figure 7.15. Construction o f a r+ l b it GCN.
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switches in the 1st stage are set to the straight. Because a ll o f the stage two interchange 
switches in Figure 7.16 are set to exchange, certain permutations cannot be obtained. For 
example, input zero cannot be connected to outputs zero through three, and therefore, the 
GCN in Figure 7.16 is a blocking network. In addition, if  input 7 is connected to output 2, 
the interchange switches in stages 1 are set to pass through and the interchange switches in 
stage 0 are set to exchange. Therefore all connections are established such that the input 
pattern 01234567 is mapped to 54761032.
7.2.3.3 Barrel shift network
The barrel shift network (BSN) is a fu ll access network which is so named because it 
performs operations sim ilar to a circular shift register. An r  stage barrel shift graph has 2'' 
rows, 2'’(r+ 1 ) nodes and ‘ edges. Each node in the barrel shift graph is identified
\ 0 4 4 4 4  ^ ()
V__ 4 0 6 6 5 4 (V
5 \ /  5
1 A 7
5 / \ 6
7 7
5 A A o 0 0
2 / 2 2 I
7  * \  I 1 .A, 7Im 1 1
3 3
1 /  \  ^
3 3
Staged\ Stage 1 stage 0
I
o
Figure 7.16. Example o f input-output permutation in  a three b it GCN.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
205
with the ordered pair, (w ,t), where w denotes the node’s row and i ,  fo r 0 < i< r, is the 
node’s level. Two nodes, (w,i) and (w ',T), in an r  stage BSN are linked by an edge if  and 
only if  
1.
and
2 . w » w' or w and w' differ by 2*’ in modulo 2 '' arithmetic.
For example. Figure 7.17 shows a three stage barrel shift graph which has eight rows, 32 
nodes, and 48 edges. Node (6,2) in the three b it barrel shift graph is connected to node 
(6,1) since and w -w ' .  Also, node (6,2) in the three b it barrel shift graph is
connected to node (0,1 ) because 0  -  (6 +2 *)modS and P -  1 .
It is easily seen that four node, four edge partitions which are found in the butterfly and 
generalized cube graphs are not present in the barrel shift graph. Thus, the ESN cannot be 
constructed with the interchange switch in Figure 7.2. The BSN can be constructed by 
placing transmission gates on the horizontal and diagonal edges o f the barrel shift graph.
Jp' (0, 1)
Figure 7.17. Three stage barrel shift graph.
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A ll horizontal edges transmission gates in a stage are open and all diagonal edge 
transmission gates in a stage are closed when a shift is performed. Conversely, all 
horizontal edge transmission gates are closed and the diagonal edge transmission gates are 
open when a shift is not performed. Figure 7.18 shows the locations o f transmission gates 
in a three b it BSN.
Because pairs o f edges are incident on an interchange switch in stage i,  for 
0  < I <B - 1 , if  and only if  their labels differ by precisely 2*’ in modulo 2 '’ arithmetic, it is 
readily seen that if  the interchange switch is set to exchange, the edge labels’ w ill 
incremented by 2'* in modulo 2'' arithmetic. Thus, to route an input with label 
a-a,._,a,._2...fliao to an output with label 6 - 6^ . - ^ i ^o- (he interchange switches 
should be set to straight setting for the stages where (d-a)m od2'' is nonzero. The modulo 
difference, (6-a)m od2'', indicates the stages o f the BSN which are to perform the 
addition. For example. Figure 7.19 shows the connection between the input 7 and output 2 
in the three stage BSN. To connect input 7 -  (111 )2 to output 2 -  (0 1 0 )2 , the stages to set
stage 2 stage 1 stage 0
Hgure 7.18. Transmission gate construction o f a three stage barrel shift network.
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to exchange are given by the modulo difference o f the input and output labels, e.g. 
(2 - 7 )mod8 - 3 - ( 0 1 1 )2 . Therefore, the cross edges in the stages one and two are 
traversed, and the straight edges in the stage zero are used. Because all o f the stage two 
straight edges in Figure 7.19 are used, certain permutations caimot be obtained. For 
example, input 0 cannot be connected to the outputs 4, 5, 6  or 7. It is easily seen that the 
ESN in Figure 7.19 is highly blocking. In addition, since it is specified to coimect input 7 
to output 2 , a ll straight edges in stage two and a ll cross edges in stages zero and are used. 
Therefore all connections are established such that the input pattern 01234567 is mapped 
to 56701234.
7.2.3.4 Other blocking networks
The omega network, also called the shuffle-exchange network, is a fu ll access blocking 
network [43]. An r  stage omega network has 2'’ rows, 2'’( r+ 1 ) nodes, rV"^ ‘ edges and 
is constructed with rV ~  ^  interchange switches. The omega network inputs are labeled
I  Q>-
t  OX
Stage 2 stage 1 stage 0
Figure 7.19. Example o f a permutation in a three b it ESN. The ESN is presented in 
graph representation fo r clarity.
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from 0 to 2 ''- ! .  The connectivity o f the omega network is described by the following 
rule: an edge is made between the rows whose number differs by a left circular shift when 
the row numbers are represented by a r  b it binary number. For example, in the three stage 
omega network in Figure 7.20, input 5 -  (101 >2 is connected to row 3 -  (011 at the 
first stage which is connected to row 6 -  ( 110)2 in the second stage which is connected to 
row 5 -  (101 >2 in the third stage.
The omega network is topologically equivalent, i.e. equal combinatorial power, to 
many other networks, including the IBCN and the GCN. These topologically equivalent 
networks are known as omega class networks [76]. A ll r  stage omega class networks have 
2'' rows, 2'’( r + l)  nodes, r2 '”^* edges and can be constructed with r2 ''~ ' interchange 
switches. A ll omega class networks are full-access blocking networks. T ^ica lly , difrerent 
omega class networks implement a different set o f input-output paths when each switch is
 ------ ®  i
stage 2 stage 1 stage 0
Hgure 7.20. A three b it omega network The interchange switches’ control signals have 
been omitted for compactness.
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controlled independently. When the switches cotnmon to a stage are controlled by the 
same signal, all omega class networks perform the same permutations. Interestingly, a 
nonblocking network can be constructed by cotmecting r  omega class networks end-to- 
end. However, the number o f stages which the signal w ill pass through w ill be much 
greater than the comparable Benes network.
Nonblocking networks are suitable for use in digital DEM algorithms for DACs even 
though they have combinatorial power much less than one. As w ill be seen in Section 7.3.3 
and Section 7.3.4, the IBCN and GCNs have been used in digital DEM algorithms for 
DACs. It is expected that the other omega class networks and other nonblocking networks 
w ill provide similar results.
7.3 Interconnection networks for DEM in DACs
Interconnection networks are well suited for DEM algorithms in DACs [IS ]. 
Figure 7.21 shows a B bit DEM flash DAC architecture which uses a 2^ line 
interconnection network to randomized the unit DAC inputs. Because nonblocking
x [n ]
B
1 e#
#
1
• 5
unit DAC fz a -lC )
unit DAC
unit DAC
unit DAC
digital analog-
Figure 7.21. A B bit dynamic element matching flash DAC architecture.
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interconnection networks possess fu ll combinatorial capability, they can virtually 
rearrange circuit components into every possible permutation. However, nonblocking 
networks require a larger number of switching elements when compared to rearrangeable 
and blocking interconnection networks. Rearrangeable networks have not been used in 
DEM architectures fo r DACs thus far. Because they have fu ll combinatorial capability 
w ith fewer switching elements than nonblocking networks, rearrangeable networks could 
be used to perform DEM; however, rearrangeable network switches require more complex 
control signals than nonblocking and blocking networks. Although blocking networks 
cannot realize all input-output permutations, they are commonly used in DEM 
architectures because they require fewer switching elements compared to nonblocking and 
rearrangeable networks. Also, blocking networks are often recursive which allows for 
hardware efficient and regular VLSI implementations.
In this section, nonblocking and blocking networks are examined for use in the DEM 
DAC architecture in Figure 7.21. Several blocking networks are shown to be equivalent 
and hardware efficient versions are introduced. Finally, the hardware efficient networks are 
examined for VLSI implementation.
7.3.1 Terminology
Traditionally, metrics for comparing interconnection networks assume that each input, 
output and path through the network is distinguishable. Because the intercoimection 
network’s inputs are boolean, many input-output permutations are indistinguishable when 
used in digital DEM algorithms. Therefore, two new terms, logical permutations and
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logical combinatorial power, are introduced for comparing the capabilities o f DEM 
interconnection network.
7.3.1.1 Logical permutation
When switching network inputs are binary, several different network input patterns can 
generate identical output patterns. Each distinguishable mapping from an input bit pattern 
to an output bit pattern is called a logical permutation. For example, an eight input, eight 
output interconnection network with input {1,1,1,1,1,1,1,1} would generate an output 
{1,1,1,1,1,1,1,1} regardless o f the interconnection network’s number o f permutations. 
Thus, for DEM interconnection networks that rearrange digital signals, the number o f 
logical permutations is a measure o f a network’s number o f distinguishable input-output 
mappings.
7.3.1.2 Logical combinatorial power
A switching network’s logical combinatorial power is defined as the number o f logical 
permutations the network can perform divided by the total number o f possible logical 
permutations.
For example, if  a particular switching network with eight inputs and outputs can only 
perform circular shifts o f its inputs, the network has one logical permutation for the 
thermometer coded input for zero, eight logical permutations for the thermometer coded 
inputs fo r one through seven and one logical permutation for the thermometer coded input 
for eight^ . Thus, the total number o f b it permutations is 58. The total number o f logical
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permutations for eight binary output is 2^, and the network’s logical combinatorial power 
is 58/256 -  0.2265625.
7.3.2 Benes DEM network
In the B b it DEM DAC architecture in Figure 7.21, the 2^ unit DAC control signals 
are rearranged by the B b it Benes network. The 2® b it signal is created by appending a 
logical zero to the 2 * - l b it thermometer coded representation o f the B b it DAC input, 
x{n) . The Benes network’s outputs control the 2^ unit DACs. Figure 7.22 shows an 
example o f a three bit Benes network used in the DEM DAC architecture Figure 7.21. I f  
the Benes network’s control signals, Cffji) for /t -  0,1, ...,B 2 ® -1 , are random bit 
sequences, the input signal, jc(n), activates x(n) unit DACs randomly each sample. For a 
B bit DEM DAC, the Benes network requires B2^ control signals and B2^ interchange
unit DAC
unit DAC
unit DAC
unit DAC
unit DAC
un it DAC
/  I
1 un it DAC
t-jin)
unit DAC1
yinT)
Figure 7.22. A three b it Benes network DEM DAC architecture. The interchange 
switch control signals have been omitted for compactness.
^ This example assumes that the thermometer coded bits are ordered such that the 
maximum number o f logical permutations are achieved.
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switches to generate (2®)! input-output permutations [8], [45], [54]. The number o f
logical permutations for the Benes network given an input code, x , is the number o f ways
to set X bits o f the possible 2® output lines, or :•  Using the binomial
(2®-x)!x!
theorem [61],
(x + y ) " -
Jt-O
the total number o f logical permutations for the Benes network is
2«
S  5 " ) - ( 1  + 1)^*-22*.
k~Q
Because many Benes network inputs are tied together when used in DEM algorithms, 
a more hardware efficient network exists which is equivalent to the Benes network. 
Because a Benes network can implement all possible input-output permutations and many 
of these permutations are indistinguishable when the network inputs are binary, the Benes 
network generates many input-output mappings unnecessary for DEM algorithms in 
DACs.
A DEM DAC using a Benes network has been simulated and analyzed [23]; however, 
the DEM DAC has not be manufactured because the Benes network requires a large 
number o f interchange switches and independent control signals.
7.3.3 Indirect binary cube DEM network
In the B b it DEM DAC architecture in Figure 7.21, the 2® unit DAC control signals 
are rearranged by the B bit IBCN. The 2® b it signal is created by appending a logical zero 
to the 2 ® -l bit thermometer coded representation o f the B b it DAC input, x(n). The
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IBCN outputs control the 2® unit DACs. Figure 7.23 shows an example o f a three bit 
IBCN used in the DEM DAC architecture shown in Figure 7.21. I f  the IBCN’s control 
signals, c^(n) for t  -  0,1, . . . ,B -1 , are random b it sequences, the input signal, jc(n), 
activates x(n) unit DACs randomly each sample. For a B bit DEM DAC, the IBCN 
requires B control signals and B2®~‘ interchange switches to generate 2® input-output 
permutations. I f  the interchange switches in a stage are not switched together, the IBCN 
requires B control signals and B2®"‘ interchange switches to generate 2® '^ ' input- 
output permutations.
Because many IBCN inputs are tied together when used in DEM algorithms, a more 
hardware efficient network exists which is equivalent to the IBCN. Consider the three bit 
IBCN in Figure 7.11 or the three b it IBCN DEM DAC architecture in Figure 7.23. The 
IBCN’s symmetry and the thermometer code bit replication render a number of the
xjjin)
unit DAC
unit DAC
3G unit DAC
unit DAC
unit DAC
unit DAC
unit DAC
unit DAC
Figure 7.23. Three b it IBCN DEM DAC architecture. The interchange switch control 
signals have been omitted for compactness.
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interchange switches redundant. For example, at the end o f the first two stages in 
Figure 7.23, the four copies o f the DAC input’s MSB are adjacent. Thus, the four 
interchange switches can be removed without affecting the operation o f the network. 
Sim ilarly, the two copies o f the second MSB o f the DAC input are s till adjacent after the 
first interchange switch, so it can be removed. Figure 7.24 shows a three bit DEM DAC 
architecture using the hardware efficient IBCN. For a B b it DEM DAC, the hardware 
efficient IBCN requires 8  control signals and 2®“ ' interchange switches. The number o f 
logical permutations and logical combinatorial power o f the hardware efficient IBCN is 
the same as the IBCN in Figure 7.23. The hardware efficient IBCN in Figure 7.24 has the 
same number of switches the interconnection network introduced in [35].
unit DAC
unit DAC
unit DAC
unit DAC
f4(n)
unit DAC
unit DAC
x,(n )
unit DAC
unit DAC
Hgure 7.24. Three b it reduced complexly IBCN DEM DAC. The interchange switch 
control signals have been omitted fo r compactness.
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A three bit DAC has been implemented using three cascaded IBCN networks which 
provide fu ll combinatorial capability in a three b it converter. This DAC was used as the 
feedback DAC in a m ultibit oversampling ADC [15].
7.3.4 Generalized cube DEM network
In the B bit DEM DAC architecture in Figure 7.21, the 2® unit DAC control signals 
are rearranged by the 8  b it GCN. The 2^ bit signal is created by appending a logical zero 
to the 2®-1 b it thermometer coded representation o f the B b it DAC input, jc(n). The 
GCN outputs control the 2® unit DACs. Figure 7.25 shows an example o f a three bit GCN 
used in the DEM DAC architecture shown in Figure 7.21. I f  the GCN’s control signals, 
c^in) for Â: -  0,1, . . . , f l - l , are random bit sequences, the input signal, x{n), activates 
x(n) unit DACs randomly each sample. For a B bit DEM DAC, the GCN requires B
unit DAC
unit DAC
unit DAC
xj(n )
unit DAC
unit DAC
unit DAC
unit DAC
unit DAC
Figure 7.25. Three b it GCN DEM DAC architecture. The interchange switch control 
signals have been omitted for compactness.
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control signals and B2®~  ^ interchange switches to generate 2® input-output 
permutations.
To determine the number o f logical permutations in a B b it GCN DEM DAC where a ll 
interchange switches in a single stage are switched together, consider Figure 7.15 and 
Figure 7.25. I f  Cg(n) » 0, then regardless o f the other control signals, the 2® ~ ‘ copies o f 
the most significant bit o f x(n) are routed to the 2®" • upper network outputs. Sim ilarly, if  
Cg(n) - 1, then regardless o f the other control signals, the 2®" * copies o f the most 
significant bit o f x(n) are routed to the 2®~ ' lower network outputs. Because the GCN is 
recursive, the number o f logical permutations for the DAC input 2^, where ib is an integer, 
in a B bit GCN DEM DAC, is equal to the number o f logical permutations for the DAC 
input k in the B -1  bit GCN DEM DAC. For odd DAC inputs in a B bit GCN DEM DAC, 
the logical zero paired with a logical one can be placed in 2® locations. Thus, the number 
o f logical permutations for an odd DAC inputs in a B b it GCN DEM DAC is 2®. 
Therefore, the total number o f logical permutations that a B b it GCN DEM DAC can 
generate is
km 1
I f  the interchange switches are switched independently, the GCN DEM DAC requires B 
interchange switch control signals and B2®~' interchange switches, while generating 
2 ®2*-' input-output permutations.
Because many GCN inputs are tied together in Figure 7.25, a more hardware efficient 
network exists which is equivalent to the GCN. TWo such networks, the “ Full
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Randomization”  network and the binary tree network, are discussed the following 
sections.
7.3.4.1 “ Full Randomization”  DEM network
In [34], the thermometer coder and the 2® line interconnection network shown in 
Figure 7.21 were implemented using a single multistage interconnection network named 
the Full Randomization^ dynamic element matching (FRDEM) network.
Figure 7.26 shows a three b it FRDEM DAC architecture. The FRDEM DAC 
architecture in Figure 7.26 contains a series o f switching blocks, 5^^, where
unit DAC
unit DAC
An)
unit DAC
unit DAC
7^(«) I
f  » | unit DAC
unit DAC
unit DAC
unit DAC
•2,2
Figure 7.26. A three bit “Full Randomization”  DEM DAC architecture. The 
interchange switch control signals have been omitted for compacmess.
® The authors in [34] named their networic the “ Full Randomization”  DEM network 
because it produces results sim ilar to nonblocking networics. However, the FRDEM 
network has combinatorial power much less than one.
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represents the rth  switching block in the kth layer. Figure 7.27 shows the detail o f the 
switching block, The internal switch in each switching block operates according to 
the interchange switch operation shown in Figure 7.2 except that the switching block in 
Figure 7.27 operates on k bits. The switching block’s input, b(n) , is a 1 bit signal. 
When the control signal, c^_ ,(n ), is a logical zero, sends bin) ’s k LSBs to the lower 
outputs and k copies o f b(n) ’s MSB to the upper outputs. When the control signal, 
Ch_iin), is a logical one, these outputs are exchanged, i.e. sends bin) s k LSBs to 
the upper outputs and k copies o f bin) ’s MSB to the lower outputs. Figure 7.28 shows the 
switching block, Sq ,, which is an interchange switch and a one b it FRDEM network. In 
general, a& + l b it FRDEM network can be constructed by connecting two k bit FRDEM 
networks with the switching block, ,. Figure 7.29 shows the construction of a k+1 b it 
FRDEM network.
bo
Ckin)
Hgure 7.27. The “Full Randomization”  DEM network’s switching block.
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In general, a B b it FRDEM DAC architecture requires a FRDEM network with B 
layers, 2®~ ^  switching blocks, B control signals, and 2® unit DAC elements. Also, Layer 
k contains 2*"* switching blocks, each o f which have one (&+1) b it input signals and 
two k b it output signals. To use a B b it FRDEM network in a B b it FRDEM DAC, a 
logical zero is appended to the LSB o f the B bit input signal, x(jn) , and this B + 1 bit 
signal is used by the B b it FRDEM network. The FRDEM network outputs control the 2® 
unit DACs. I f  the FRDEM network’s control signals, c^(n) for it -  0 ,1, . . . ,B -1 , are 
random b it sequences, the input signal, jc(n), activates xin) unit DACs randomly each 
sample.
“ 0”
Figure 7.28. A one bit “ Full Randomization" DEM network.
&bh
FRDEM
network2
I
&bk
FRDEM
networkM
I
O
Figure 7.29. Construction o f a k+1 b it “ Full Randomization" DEM network.
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7.3A2 Binary tree DEM network
Another hardware efficient implementation o f the GCN is the binary tree network 
(BTN). The BTN is so named because it resembles a binary tree. Similar to the FRDEM 
network, the BTN implements the operations o f both the thermometer coder and the 2^ 
line interconnection network shown in Figure 7.21. Figure 7.30 shows a three b it BTN. In 
general, a 1 b it BTN can be constructed by connecting two k b it BTNs as shown in 
Figure 7.31. When the control signal, c^n) , is a logical zero, the network sends 2^ copies 
of bin) ’s MSB to the upper outputs and b{n) 's k LSBs to the lower k b it BTN which 
generates 2* outputs from these LSBs. When the control signal, c^(n), is a logical one, 
these outputs are exchanged. The BTN’s high impedance output can be pulled to an 
appropriate logic level by external circuitry.
unit DAC
unit DAC
unit DAC
unit DAC
I— ;---------
f — unit DAC
I— ;------
unit DAC
unit DAC
fyin) I"
unit DAC
y(«D
Rgure 7.30. A  three b it BTN DEM DAC architecture.
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In general, a B b it BTN DEM DAC architecture requires a BTN with B layers, 
2»+1 + B 2 ^-2 B -2  transmission gates, B control signals, and 2® unit DAC elements. To 
use a B b it BTN in a B b it BTN DEM DAC, the B b it DAC input signal, jc(n), is applied 
to a B b it BTN. The BTN’s single high impedance output is pulled to a logical zero. The 
resulting 2® outputs control the 2® unit DACs. I f  the BTN’s control signals, Cj^ (n) for 
t - 0 ,1 , .  ,B -1 , are random bit sequences, the input signal. x(n), activates jc(n) unit 
DACs randomly each sample.
7.3.4.3 Equivalence o f generalized cube DEM networks
In this section, the FRDEM network and the BTN are form ally shown to be equivalent 
to an appropriately connected B bit GCN.
Theorem 2: The n b it FRDEM network is equivalent to an appropriately connected
n bit GCN.
2
Q.
kbit BTN
kbit BTN
Cifn)
Hgure 7.31. Construction o f a k+I b it BTN.
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Proof: The switching block, Sq j , shown in Figure 7.28 is a one bit FRDEM
network and is equivalent to a one b it GCN. To illustrate, when Cq( / i )  is a 
logical zero, both networks route b fji)  to the upper output and bQ(ji) to the 
lower output. When CgCn) is a logical one, both networks exchange these 
outputs.
Assume that the k b it FRDEM network and the k b it GCN are 
equivalent. The k+1 bit FRDEM network can be partitioned into two k b it 
FRDEM networks connected by switching block, | , as shown in 
Figure 7.29. Switching block, performs the cube^  ^ operation. As 
shown in Hgure 7.15, the k+1 b it GCN can be partitioned into two k bit 
GCNs by setting all o f the most significant stage interchange switches to 
operate in unison. When operated in this manner, the first stage o f a GCN 
performs the cubej^  operation. Therefore, if  the k b it FRDEM network and 
k b it GCN are equivalent, the k + 1 bit FRDEM network and k + 1 bit 
GCN are equivalent Thus by induction, the n b it FRDEM network and n 
bit GCN are equivalent for n > 1.
Theorem 3: An appropriately connected n b it GCN is equivalent to an n b it BTN
when the BTN's high impedance output is set to the LSB o f the GCN’s 
input.
Proof: In Theorem 2, it was shown that the switching block, 5g (, in
Hgure 7.28, is a one bit FRDEM network and a one b it GCN. Furthermore, 
it is equivalent to the one b it BTN shown in Hgure 7.32 when the BTN’s 
high impedance output is set to the LSB o f the GCN’s input. To illustrate.
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when cg(n) is a logical zero, the GCN and the BTN route h;(n) to the 
upper output, the GCN routes 6g(n) to the lower output, and the BTN 
generates a high impedance node, which is set to hgCn), at the lower output. 
Similarly, when Cg(n) is a logical one, both networks exchange these 
outputs.
Assume that the k b it GCN and the k b it BTNs are equivalent when the 
BTN’s high impedance output is set to the LSB o f the GCN’s input. As 
shown in Figure 7.15, the k + 1 bit GCN can be partitioned into two k bit 
GCNs by setting all o f the most significant stage interchange switches to 
operate in unison. I f  the control signal, c^(n), is a logical zero, the input to 
the upper k b it GCN is k copies o f the MSB o f 6(n), and the input to the 
lower k bit GCN is the k LSBs o f b(ji) . Therefore, when c^(n), is low, the 
upper k bit GCN outputs 2k copies o f the MSB and the lower GCN 
generates 2k outputs fi’om the LSBs. Similarly, these outputs are 
exchanged when Cffn) is a logical one. As illustrated by Figure 7.31, the 
k+1 bit BTN functions identically. Therefore, if  the k b it BTN and k bit 
GCN are equivalent, the k + 1 bit BTN and k + 1 bit GCN are equivalent. 
Thus, by induction, the n bit GCN and the n b it BTN are equivalent for
{ ]
fi(« )
■«bC")— f — \
C(j(n)
Figure 7 J2. One bit BTN.
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n > l when the BTN’s high impedance output is set to the LSB o f the 
GCN’s input.
7.3.4.4 Comparison o f GCN implementations
For a MGS implementation o f the networks, binary switches can be implemented 
using transmission gates. For a MGS implementation o f a B b it DEM DAC, the FRDEM 
network, the GCN and the BTN require 2 ^+ ^ -4 B -8 , B2^+ ^ , and 2*+ i + B 2 *-2 B -2  
transmission gates, respectively. Because B2^+^>2^+^-4B-8 when B>2 and 
B2®+‘ >2»+‘ +B2®-2B-2 when B>0, both the FRDEM and the BTN 
implementations require fewer transmission gates than the GCN. When compared to the 
FRDEM network, the BTN requires fewer transmission gates when 
2^'*'^-4B-8<2®'*’ ‘ +B 2® -2B -2 or B<5.67. Table7.1 compares the hardware 
requirements o f the three equivalent network topologies. The results in Table 7.1 show that 
the BT implementation requires approximately the same number o f transmission gates as 
the FRDEM implementation fo r six bits. However, the physical layout o f a six bit BTN has 
more geometric regularity, simpler routing and is more compact than the physical layout 
o f a six b it FRDEM network. Thus, o f the three networks, the BTN has the lowest 
hardware complexity for two to six bit DACs, and the FRDEM network has the lowest 
hardware complexity for DACs w ith seven bits or more.
7.3.4.5 VLSI layout considerations
The FRDEM network and BTNs have a regular structure which is easily adapted to 
VLSI layout Hgure 7.33 shows the double-metal, N-well CMGS layout o f a two bit BTN.
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*c ,[n l
X i[n l
Figure 7.33. VLSI implementation o f a two bit BTN.
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Table 7.1. Number o f transmission gates in construction o f the generalized cube DEM 
network implementations
bits GCN FRDEM BTN
3 48 44 32
4 128 104 86
5 320 228 212
6 768 480 498
7 1792 988 1136
8 4096 2008 2542
The two b it BTN requires ten transmission gates. To sim plify the routing o f power, ground 
and the transmission gate control signals, a transmission gate cell and a complementary 
transmission gate cell were designed. The former cell acts as a short when its control 
signal is logical one and an open when its control signal is logical zero. The 
complementary transmission gate’s operation is reversed. The DAC’s input data bits are 
labelled Xgfn] and X;[n] and applied to the metal lines in the upper right portion of 
Figure 7.33. The network’s two control signals, Cg[n] and C|[n], and their respective 
complementary signals, *Co[n] and *c ,[n ], are applied to busses running horizontally 
across the network. The unlabeled horizontal busses in Figure 7.33 conduct power and 
ground to the cells. The network’s scrambled thermometer coded outputs are labelled at 
the bottom o f Hgure 7.33.
The three b it BTN is constructed using two b it BTNs connected by a bank of 
transmission gates as shown in Hgure 7.31. Hgure 7.34 shows the double-metal, N-well 
CMOS layout o f a three b it BTN. The four transmission gates in a horizontal row in the 
middle o f the networic are the four transmission gates controlled by C2[n ] and *C2[n ] on 
the le ft side o f the diagram in Hgure 7.30. The four transmission gates in  a vertical column
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Hgure 7.34. VLSI implementation o f a three b it BTN. The time index has been 
omitted for clarity.
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in the upper le ft comer o f the network in Hgure 7.34 are the four transmission gates 
controlled by *C2[n ] closest to the unit DAC in Figure 7.30. The four transmission gates 
in a vertical column in the lower left comer o f the network in Figure 7.34 are the four 
transmission gates controlled by Ciln] closest to the unit DAC in Figure 7.30. The 
remainder o f the transmission gates in Hgure 7.34 represent two copies o f the network in 
Hgure 7.33. Because the BTN is recursive, the pattern can be continued to construct larger 
BTNs. For example. Figure 7.35 shows the double-poly, double-metal, N-well CMOS 
layout o f a five bit BTN. The two-, three- and four b it BTNs contained within the five b it 
BTN can be seen in the layout. An example o f each is highlighted in Figure 7.35.
7.3.5 Barrel shift DEM network
In the B b it DEM DAC architecture in Figure 7.21, the 2^ unit DAC control signals 
are rearranged by a B bit BSN. The 2^ b it signal is created by appending a logical zero to 
the 2 * - l  b it thermometer coded representation o f the B bit DAC input, x(n). The BSN 
outputs control the 2^ unit DACs. Hgure 7.36 shows an example o f a three bit BSN DEM 
DAC. I f  the BSN’s control signals, Cj(n) for k « 0,1, ...,B 2 ^ -1 , are random b it 
sequences, the input signal, x(n) , activates jc(n) unit DACs randomly each sample. The 
BSN implements the 2^ circular shifts o f its input lines, thereby generating 2^ input- 
output permutations. When the BSN inputs are a ll zero or a ll one, only one logical 
permutation exists. The number o f logical permutations for a ll other network inputs is 2^. 
Therefore, the total number o f logical permutations for the BSN is 2 ^ -2 ^ + 2 .
Because the BSN is not recursive, it  cannot be constructed using interchange switches. 
The networic is instead constructed using transmission gates for each horizontal and
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Hgure 7.35. VLSI implementation o f a five b it BTN. The recursive structure is 
demonstrated by labelling three o f the smaller BTNs within.
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diagonal edger in the barrel shift graph. Therefore, fo r a B b it DEM DAC, the BSN 
requires B control signals and B2^*^ transmission gates.
In the generalized cube DEM networks, a number o f interchange switches can be 
eliminated because the GCN is recursive and many o f the GCN inputs are copies o f the 
same bit. The BSN is not recursive or constructed with the interchange switch in 
Figure 7.2. Nonetheless, the BSN has many redundant transmission gates since many o f 
its inputs are copies o f the same bit.
I f  the rows o f the r  b it BSN in a r  bit DEM DAC are labelled with r  bit binary 
numbers, the location o f the most significant one denotes which DAC input bit is 
connected to that row. Consider the three b it case in Figure 7.36. The logical zero is 
connected to the BSN row labelled (000)2 is connected to row (001 >2 . Similarly, 
%2 is connected to rows (010)2 and (011 )2 , while drives any row o f the form {\dd)2 ,
where d denotes a “don’t care" bit.
xin) Mn). unit DAC
y^ nT)
fl(n )
0— unit DAC
unit DAC
unit DAC
unit DAC
unit DAC
tift)
unit DAC
un it DAC
Hgure 7.36. Three b it BSN DEM DAC architecture. The BSN is presented in graph 
representation fo r clari^.
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I f  the leading stage’s control signal in a r  b it BSN is a logical zero, the leading stage 
does not rearrange the inputs. I f  the leading stage’s control signal in a r  b it BSN is a 
logical one, the leading stage rearranges the inputs by adding 2''~  ^ in modulo 2'' 
arithmetic to the line labels. Similarly, the second stage o f the r  b it BSN in a r  b it DEM 
DAC does not rearrange the inputs or rearranges the inputs by adding 2''~^ in modulo 2'' 
arithmetic to the line labels if  the second stage’s control signal is logical zero or logical 
one, respectively. The pattern is repeated at each stage o f the BSN where the last stage 
does not rearrange the inputs or rearranges the inputs by adding 1 in modulo 2'' arithmetic 
to the line labels i f  the last stage’s control signal is logical zero or logical one, respectively. 
Therefore, at the tth  most significant stage o f the BSN, the row labels have possibly been 
changed only in k most significant bits o f the row labels. It is easily seen from the in itia l 
location o f the row labels and the DAC inputs which are connected to each r  b it BSN 
input that pairs o f lines are redundant at the third to last stage. Also, 2'’"^ pairs o f 
lines and 2''~^ groups o f four lines are redundant at the next most significant stage o f a 
BSN. The pattern o f redundant lines continue to the most significant stage where two 
pairs, two groups o f four lines, two groups o f eight lines, etc. are redundant. Each 
redundancy at each stage of the BSN can be replaced with only a single pair of 
transmission gates and the appropriate replication o f the signal at a later point in the 
networic. Figure 7.37 shows an example o f a three b it hardware efficient BSN DEM DAC. 
The number o f transmission gates in the hardware efficient B b it barrel shift DEM 
network is given by
f l -3
2B*2^Y^2‘*HB-i)  -  2^+3_4g_g 
1 - 0
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This is the same number o f transmission gates In the FRDEM network.
7.4 Conclusions
In general, digital DEM algorithms for DACs rearrange the unit DAC inputs in the 
architecture shown in Hgure 7.21. As shown in Chapter 6, the combinatorial capability o f 
the DEM DAC’s intercoimection network is important in determining the distortion power 
is created in the DAC’s output. Thus, a desirable DEM DAC interconnection network 
would be capable o f rearranging the unit DAC inputs into a ll possible permutations. The 
Benes network, in particular, can execute a ll possible permutations when each o f its 
switches has separate and independent control signals. However, the number o f control 
signals becomes prohibitive as the resolution o f the DAC increases. A more practical DEM 
technique uses the same control signal for all switches common to the same stage o f the 
interconnection network. Fewer control signals are needed, but the network implements 
far fewer permutations. Because the network’s input is a thermometer coded value, many
unit DAC
unit DAC0 - *
unit DAC
unit DAC
unit DAC
unit DAC
unit DAC
unit DAC
Hgure 7.37. Three b it reduced complexity BSN DEM DAC architecture. The BSN is 
presented in graph representation fo r clarity.
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permutations are indistinguishable. As demonstrated in [15], [23], [34], [70], and 
Chapter 6, these less powerful interconnection networks can provide a sufficient number 
o f permutations fo r DEM in DACs.
This chapter has presented a comprehensive survey o f the DEM algorithms found in 
the literature and introduced several new hardware efficient digital DEM algorithms. A ll o f 
the digital DEM architectures proposed in the literature, with the exception o f register- 
based barrel shifting DEM, were shown to be equivalent to well understood multistage 
interconnection networks. Properties o f these interconnection networks can be used to 
obtain equivalent netwoiks with minimal hardware complexity. Metrics fo r comparing the 
relative combinatorial capability and hardware complexity were provided. A summary o f 
these metrics are presented in Table 7.2. Finally, several networks were examined and 
considerations fo r VLSI implementations presented.
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Tabic 7.2. 
Network
Characteristics of several DAC DEM networks, 
interchange
switches transmission gates
control
signals
I/O
permutations
logical
permutations combinatorial power
crossbar N/A 228 + 2 228 (2®)! 22" 1.0
Benes* B2» B2*+2 B2® (2®)! 22* 1.0
IBCN^ B2*+' B 2® 2 .2 (4® -!)
3
((2®-!)!)-»
IBCN^ 2 * - l 2»+2_4 B 2® 2+2(4®-!) 
^  3
((2® -!)!)-'
GCN^ B2*+' B 2® 2+2(4®-!) ((2® -!)!)-'
FRDEM 28+ I-B -2 2*+3-4B-8 B 2® 2+2(4®-!)
3
((2® -!)!)-'
BTN N/A 2® + '+B 2»-2B -2 B 2® 2+2(4®-!)
3
((2® -!)!)-'
BSN N/A B2®+: B 2® 228_28 + 2 ((2® -!)!)-'
BSN? N/A 2®+3-4B-8 B 2® 228_2» + 2 ((2®-!)!)->
1. Each interchange switch is operated independently.
2. All interchange switches in a stage are operated in unison.
3. Hardware efficient implementation
CHAPTERS
CONCLUSIONS
Five important contributions have been made in this dissertation. First, the effects o f a 
non ideal ADC’s transformation on its output have been estimated. Second, a generalized 
analysis o f flash DEM ADCs has been developed and several ADC DEM architectures 
analyzed. Third, the relationship between a DAC’s INL and its output spectrum has been 
determined. Fourth, a generalized analysis o f DEM techniques for DACs has been derived. 
Finally, several DEM circuits proposed in the literature have been shown to be equivalent 
and have hardware efficient VLSI implementations.
In this dissertation, three methods that estimate the effects o f a non ideal ADC’s 
transformation on its output have been developed. The first method approximates an 
ADC’s u-ansfer function by a symmetric or asymmetric power function. The power 
function approximation is not always valid and thereby lim its the method’s usefulness. 
The second method uses the infinite Fourier series expansion o f the ADC’s transfer 
function to estimate the ADC’s output spectrum. Truncation o f the infinite Fourier series 
introduces appreciable artifacts and the analysis is only useful for purely sinusoidal ADC 
inputs. The third method estimates the ADC’s output spechum by a sampled ADC transfer 
function, and can be made more accurate by sampling the transfer function more finely. 
Also, the analyses can be used to estimate standard ADC performance metrics, such as 
SDR, SNDR, and SFDR, as a function o f the ADC’s transfer function approximation.
236
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A generalized analysis o f the quantization threshold levels in DEM flash ADCs, 
including determination o f several suitable metrics by which DEM techniques can be 
compared, has been derived. The distortion power resulting from mismatched components 
for ADCs using DEM techniques has been determined. Typically, the distortion power due 
to mismatched components is small compared to quantization error power. However, the 
distortion is concentrated in a few frequencies unless a stochastic DEM techniques is used. 
Several DEM voltage division and current steering ADC architectures were analyzed, 
simulated, and shown capable o f removing all harmonic distortion when stochastically 
controlled. Furthermore, an example o f shaping the distortion due to mismatched 
components was presented. Currently, DEM network control signals which shape the 
distortion due to mismatched components must be determined experimentally. An 
analytical method o f determining a suitable control signal to shape distortion due to 
mismatched components remains an open research topic.
The relationship between a DAC’s IN L and Its output spectrum has been found. A 
DAC’s output spectrum can be found in response to an arbitrary periodic or finite input. 
Standard DAC performance metrics, such as SDR, SNDR and SFDR, were determined as 
a function o f DAC’s transfer function. Furthermore, an iterative method was presented to 
determine a DAC’s transfer function from its observed output magnitude spectrum.
A generalized analysis o f DEM techniques for DACs has been derived, including the 
determination o f several suitable metrics by which DEM techniques can be compared. The 
analysis relates the performance o f a given DEM technique to standard DAC performance 
metrics, such as SDR, SNDR and SFDR. The conditions on the DEM technique which 
guarantee that a DAC has zero average INL were determined. Using these DEM
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techniques w ith a zero mean, uniform ly distributed, independent white control signal was 
shown to render the distortion due to mismatched components as white noise. 
Furthermore, the distortion due to mismatched components can be shaped using DEM 
techniques and a non white stochastic control signal. Additional research is needed to 
adequately understand how the DEM network control signal directs the DEM technique to 
shape the distortion due to mismatched components.
Several DEM circuits proposed in the literature have been shown to be equivalent and 
have hardware efficient implementations based on multistage interconnection networks. 
Many more DEM circuits exists which satisfactorily permute the circuit elements and 
remain to be discovered. The design o f the DEM circuit w ith minimal hardware 
complexity with all o f the required properties determined in this dissertation remains an 
open question.
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APPENDIX A
EXAMPLE DEM DAC IMPLEMENTATIONS 
This appendix describes the implementation o f three dynamic element matching DAC 
fabricated in American Microsystems, Inc.’s (AM I’s) N-well, double-poly, double-metal 
12pm bulk CMOS process. The first DAC is a six bit current steering DEM DAC that 
uses the binary tree network described in Section 7.3.4.2. The second DAC is a five bit 
switched capacitor DEM DAC that uses the binary tree network described In 
Section 7.3.4.2. The third DAC is a six b it current steering DEM DAC that uses the barrel 
shift network described In Section 7.3.5.
A .l Example DAC One
A six bit differential current steering DEM DAC that uses the binary tree (BT) network 
was fabricated using A M I’s N-well, double-metal 1.2pm CMOS process. The BT 
network’s control signals are generated o ff chip and latched In six static registers. The 
DAC’s input data Is also latched by six static registers. The BT network output Is the 
thermometer code bits reordered according to the externally applied control data. The BT 
network’s 64 bit output is latched by array o f static logic bit registers. These registers drive 
control analog switches that steering the unit DAC’s current to summing nodes. An unit 
DAC’s output current is directed to one output pin if  its corresponding thermometer b it is 
logical one or directed to another output pin i f  the thermometer b it is logical zero. The unit
239
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DACs’ currents are generated by an array o f current mirrors based on a regulated cascode 
current sink. The regulated cascode current sink circuit schematic is shown in Figure A .I. 
The regulated cascode current mirror has a very large output impedance and can maintain 
a constant output current, , even if  V^ is small [7], [62]. The regulated cascode current 
sink is ideally suited fo r use in current steering DACs since it allows the DAC output 
voltage swing to be nearly rail-to-rail.
Figure A.2 shows Example One’s floorplan. Table A.1 lists the major DAC subsystems 
and Figure A.3 shows the DAC’s layout in a 1.2|xm N-well, double-metal CMOS process. 
The total die size is approximately 2mm by 2mm.
A.2 Example DAC Two
A five bit differential switched capacitor DEM DAC that uses the BT network was 
fabricated using AM I’s N-well, double-poly, double-metal 1.2jim  CMOS process. The 
BT network’s control signals are generated o ff chip and latched in five static registers. A
bias circuit current m irror
Hgure A. I . Regulated cascode current sink.
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Table A.1. Example One’s major subsystems 
Subsystem Marker
input latches
clock generation and drivers
pad frame
six bit BT network
BT network output latches
unit DAC bias circuits
unit DAC arrays (current mirrors)
A
B
C
D
E
F
G
Figure A.2. Example One’s floorplan. Analog subsystems are shaded and digital 
subsystems are not.
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Figure A.3. Six b it current steering DEM DAC using BT network.
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five bit pseudorandom number is generated on chip with five linear feedback shift registers 
(LFSRs). The LFSRs have mutually prime periods. The LFSRs were constructed with 
dynamic logic shift registers to reduce layout area. A five line MUX allows an external line 
to select between the on chip pseudorandom control signal or the externally generated 
control signal. The DAC’s input data is latched by five static registers. The BT network 
output is the thermometer code bits reordered according to the control data. The BT 
network’s 32 b it output is latched by array o f static logic b it registers. These registers drive 
control analog switches that steering the unit DAC’s current to summing nodes. An unit 
DAC’s output current is directed to one output pin if  its corresponding thermometer bit is 
logical one or directed to another output pin if  the thermometer bit is logical zero. The unit 
DACs’ currents are generated by an array o f current mirrors based on a regulated cascode 
current sink.
HgureA.5 shows Example Two’s floorplan. Table A.2 lists the major DAC 
subsystems, and Figure A.6 shows the DAC’s layout in a a 1.2pm N-well, double-poly, 
double-metal CMOS process. The total die size is approximately 2mm by 2mm.
bias circuit current m irror
Figure A.4. Regulated cascode current sink.
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A.3 Example DAC Three
A six bit differential current steering DEM DAC that uses the barrel shift network was 
fabricated using A M I’s N-well, double-metal 1.2pm CMOS process. The barrel shift 
network’s control signals are generated o ff chip and latched in six static registers. A six bit 
pseudorandom number is generated on chip with six linear feedback shift registers 
(LFSRs). The LFSRs have mutually prime periods. The LFSRs were constructed with 
dynamic logic shift registers to reduce layout area. A six line MUX allows an external line
Figure A.S. Example 1\vo’s floorplan. Analog subsystems are shaded and digital 
subsystems are not.
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Table A.2. Example Two’s major subsystems
Subsystem Marker
input latches A
clock generation and drivers B
pad frame C
five bit LFSR (pseudorandom number generator) D
MUX E
five bit BT network F
BT network output latches G
capacitor array switches H
differential output oparop I
unit capacitor arrays J
voltage divider K
opamp bias voltage follower L
differential opamp (test structure) M
to select between the on chip pseudorandom control signal or the externally generated 
control signal. The DAC’s input data is latched by six static registers. The barrel shift 
network output is a set o f thermometer coded bits reordered according to the control data. 
The barrel shift network’s 64 bit output is latched by an array o f static registers. These 
registers control analog switches that steer the unit DAC’s current to a summing node. An 
unit DAC’s output current is directed to one output pin if  its corresponding thermometer 
bit is logical one or directed to another output pin i f  the thermometer bit is logical zero. 
The unit DAC currents are generated by an array o f current mirrors based on a regulated 
cascode current sink. Figure A.1 shows schematic o f the regulated cascode current sink 
circuit.
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Figure A.7 shows Example Three’s floorplan. Table A.3 lists the major DAC 
subsystems, and Figure A.8 shows the DAC’s layout is shown in a 1.2jim N-well, double­
metal CMOS process. The total die size is approximately 2nun by 2mm.
M Ê Ê Ê Ê Ê Ê Ê Ê Ê im È Ê Ê Ê Ê Ê S M
H
G
B F
Œ ] _ T - r - i A
Figure A.7. Example Three’s floorplan. Analog subsystems are shaded and digital 
subsystems are not.
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Table A.3. Example Three’s major subsystems
Subsystem Marker
input latches A
clock generation and drivers B
pad frame C
six b it LFSR (pseudorandom number generator) D
MUX E
six b it barrel shift network F
barrel shift network output latches G
unit DAC bias circuit H
unit DAC arrays (current mirrors) I
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